From: <Tudor.Ambarus@microchip.com>
To: <vigneshr@ti.com>, <boris.brezillon@collabora.com>,
<marek.vasut@gmail.com>, <linux-mtd@lists.infradead.org>,
<geert+renesas@glider.be>, <jonas@norrbonn.se>
Cc: <dwmw2@infradead.org>, <computersforpeace@gmail.com>,
<miquel.raynal@bootlin.com>, <richard@nod.at>, <joel@jms.id.au>,
<andrew@aj.id.au>, <matthias.bgg@gmail.com>, <vz@mleia.com>,
<linux-arm-kernel@lists.infradead.org>,
<linux-aspeed@lists.ozlabs.org>, <linux-kernel@vger.kernel.org>,
<linux-mediatek@lists.infradead.org>,
<Tudor.Ambarus@microchip.com>
Subject: [PATCH v2 16/22] mtd: spi-nor: Fix errno on quad_enable methods
Date: Tue, 24 Sep 2019 07:46:44 +0000 [thread overview]
Message-ID: <20190924074533.6618-17-tudor.ambarus@microchip.com> (raw)
In-Reply-To: <20190924074533.6618-1-tudor.ambarus@microchip.com>
From: Tudor Ambarus <tudor.ambarus@microchip.com>
When the Read-Modify-Write-Read-Back Quad Enable methods failed on
the Read-Back, they returned -EINVAL. Since this is an I/O error,
return -EIO.
Signed-off-by: Tudor Ambarus <tudor.ambarus@microchip.com>
---
drivers/mtd/spi-nor/spi-nor.c | 6 +++---
1 file changed, 3 insertions(+), 3 deletions(-)
diff --git a/drivers/mtd/spi-nor/spi-nor.c b/drivers/mtd/spi-nor/spi-nor.c
index 668afa9a8c87..6429c855547e 100644
--- a/drivers/mtd/spi-nor/spi-nor.c
+++ b/drivers/mtd/spi-nor/spi-nor.c
@@ -1862,7 +1862,7 @@ static int macronix_quad_enable(struct spi_nor *nor)
if (!(nor->bouncebuf[0] & SR_QUAD_EN_MX)) {
dev_err(nor->dev, "Macronix Quad bit not set\n");
- return -EINVAL;
+ return -EIO;
}
return 0;
@@ -1940,7 +1940,7 @@ static int spansion_read_cr_quad_enable(struct spi_nor *nor)
if (!(sr_cr[1] & CR_QUAD_EN_SPAN)) {
dev_err(nor->dev, "Spansion Quad bit not set\n");
- return -EINVAL;
+ return -EIO;
}
return 0;
@@ -1985,7 +1985,7 @@ static int sr2_bit7_quad_enable(struct spi_nor *nor)
if (!(*sr2 & SR2_QUAD_EN_BIT7)) {
dev_err(nor->dev, "SR2 Quad bit not set\n");
- return -EINVAL;
+ return -EIO;
}
return 0;
--
2.9.5
WARNING: multiple messages have this Message-ID (diff)
From: <Tudor.Ambarus@microchip.com>
To: <vigneshr@ti.com>, <boris.brezillon@collabora.com>,
<marek.vasut@gmail.com>, <linux-mtd@lists.infradead.org>,
<geert+renesas@glider.be>, <jonas@norrbonn.se>
Cc: linux-aspeed@lists.ozlabs.org, Tudor.Ambarus@microchip.com,
andrew@aj.id.au, richard@nod.at, linux-kernel@vger.kernel.org,
vz@mleia.com, linux-mediatek@lists.infradead.org, joel@jms.id.au,
miquel.raynal@bootlin.com, matthias.bgg@gmail.com,
computersforpeace@gmail.com, dwmw2@infradead.org,
linux-arm-kernel@lists.infradead.org
Subject: [PATCH v2 16/22] mtd: spi-nor: Fix errno on quad_enable methods
Date: Tue, 24 Sep 2019 07:46:44 +0000 [thread overview]
Message-ID: <20190924074533.6618-17-tudor.ambarus@microchip.com> (raw)
In-Reply-To: <20190924074533.6618-1-tudor.ambarus@microchip.com>
From: Tudor Ambarus <tudor.ambarus@microchip.com>
When the Read-Modify-Write-Read-Back Quad Enable methods failed on
the Read-Back, they returned -EINVAL. Since this is an I/O error,
return -EIO.
Signed-off-by: Tudor Ambarus <tudor.ambarus@microchip.com>
---
drivers/mtd/spi-nor/spi-nor.c | 6 +++---
1 file changed, 3 insertions(+), 3 deletions(-)
diff --git a/drivers/mtd/spi-nor/spi-nor.c b/drivers/mtd/spi-nor/spi-nor.c
index 668afa9a8c87..6429c855547e 100644
--- a/drivers/mtd/spi-nor/spi-nor.c
+++ b/drivers/mtd/spi-nor/spi-nor.c
@@ -1862,7 +1862,7 @@ static int macronix_quad_enable(struct spi_nor *nor)
if (!(nor->bouncebuf[0] & SR_QUAD_EN_MX)) {
dev_err(nor->dev, "Macronix Quad bit not set\n");
- return -EINVAL;
+ return -EIO;
}
return 0;
@@ -1940,7 +1940,7 @@ static int spansion_read_cr_quad_enable(struct spi_nor *nor)
if (!(sr_cr[1] & CR_QUAD_EN_SPAN)) {
dev_err(nor->dev, "Spansion Quad bit not set\n");
- return -EINVAL;
+ return -EIO;
}
return 0;
@@ -1985,7 +1985,7 @@ static int sr2_bit7_quad_enable(struct spi_nor *nor)
if (!(*sr2 & SR2_QUAD_EN_BIT7)) {
dev_err(nor->dev, "SR2 Quad bit not set\n");
- return -EINVAL;
+ return -EIO;
}
return 0;
--
2.9.5
______________________________________________________
Linux MTD discussion mailing list
http://lists.infradead.org/mailman/listinfo/linux-mtd/
WARNING: multiple messages have this Message-ID (diff)
From: <Tudor.Ambarus@microchip.com>
To: vigneshr@ti.com, boris.brezillon@collabora.com,
marek.vasut@gmail.com, linux-mtd@lists.infradead.org,
geert+renesas@glider.be, jonas@norrbonn.se
Cc: dwmw2@infradead.org, computersforpeace@gmail.com,
miquel.raynal@bootlin.com, richard@nod.at, joel@jms.id.au,
andrew@aj.id.au, matthias.bgg@gmail.com, vz@mleia.com,
linux-arm-kernel@lists.infradead.org,
linux-aspeed@lists.ozlabs.org, linux-kernel@vger.kernel.org,
linux-mediatek@lists.infradead.org, Tudor.Ambarus@microchip.com
Subject: [PATCH v2 16/22] mtd: spi-nor: Fix errno on quad_enable methods
Date: Tue, 24 Sep 2019 07:46:44 +0000 [thread overview]
Message-ID: <20190924074533.6618-17-tudor.ambarus@microchip.com> (raw)
In-Reply-To: <20190924074533.6618-1-tudor.ambarus@microchip.com>
From: Tudor Ambarus <tudor.ambarus@microchip.com>
When the Read-Modify-Write-Read-Back Quad Enable methods failed on
the Read-Back, they returned -EINVAL. Since this is an I/O error,
return -EIO.
Signed-off-by: Tudor Ambarus <tudor.ambarus@microchip.com>
---
drivers/mtd/spi-nor/spi-nor.c | 6 +++---
1 file changed, 3 insertions(+), 3 deletions(-)
diff --git a/drivers/mtd/spi-nor/spi-nor.c b/drivers/mtd/spi-nor/spi-nor.c
index 668afa9a8c87..6429c855547e 100644
--- a/drivers/mtd/spi-nor/spi-nor.c
+++ b/drivers/mtd/spi-nor/spi-nor.c
@@ -1862,7 +1862,7 @@ static int macronix_quad_enable(struct spi_nor *nor)
if (!(nor->bouncebuf[0] & SR_QUAD_EN_MX)) {
dev_err(nor->dev, "Macronix Quad bit not set\n");
- return -EINVAL;
+ return -EIO;
}
return 0;
@@ -1940,7 +1940,7 @@ static int spansion_read_cr_quad_enable(struct spi_nor *nor)
if (!(sr_cr[1] & CR_QUAD_EN_SPAN)) {
dev_err(nor->dev, "Spansion Quad bit not set\n");
- return -EINVAL;
+ return -EIO;
}
return 0;
@@ -1985,7 +1985,7 @@ static int sr2_bit7_quad_enable(struct spi_nor *nor)
if (!(*sr2 & SR2_QUAD_EN_BIT7)) {
dev_err(nor->dev, "SR2 Quad bit not set\n");
- return -EINVAL;
+ return -EIO;
}
return 0;
--
2.9.5
WARNING: multiple messages have this Message-ID (diff)
From: <Tudor.Ambarus@microchip.com>
To: <vigneshr@ti.com>, <boris.brezillon@collabora.com>,
<marek.vasut@gmail.com>, <linux-mtd@lists.infradead.org>,
<geert+renesas@glider.be>, <jonas@norrbonn.se>
Cc: linux-aspeed@lists.ozlabs.org, Tudor.Ambarus@microchip.com,
andrew@aj.id.au, richard@nod.at, linux-kernel@vger.kernel.org,
vz@mleia.com, linux-mediatek@lists.infradead.org, joel@jms.id.au,
miquel.raynal@bootlin.com, matthias.bgg@gmail.com,
computersforpeace@gmail.com, dwmw2@infradead.org,
linux-arm-kernel@lists.infradead.org
Subject: [PATCH v2 16/22] mtd: spi-nor: Fix errno on quad_enable methods
Date: Tue, 24 Sep 2019 07:46:44 +0000 [thread overview]
Message-ID: <20190924074533.6618-17-tudor.ambarus@microchip.com> (raw)
In-Reply-To: <20190924074533.6618-1-tudor.ambarus@microchip.com>
From: Tudor Ambarus <tudor.ambarus@microchip.com>
When the Read-Modify-Write-Read-Back Quad Enable methods failed on
the Read-Back, they returned -EINVAL. Since this is an I/O error,
return -EIO.
Signed-off-by: Tudor Ambarus <tudor.ambarus@microchip.com>
---
drivers/mtd/spi-nor/spi-nor.c | 6 +++---
1 file changed, 3 insertions(+), 3 deletions(-)
diff --git a/drivers/mtd/spi-nor/spi-nor.c b/drivers/mtd/spi-nor/spi-nor.c
index 668afa9a8c87..6429c855547e 100644
--- a/drivers/mtd/spi-nor/spi-nor.c
+++ b/drivers/mtd/spi-nor/spi-nor.c
@@ -1862,7 +1862,7 @@ static int macronix_quad_enable(struct spi_nor *nor)
if (!(nor->bouncebuf[0] & SR_QUAD_EN_MX)) {
dev_err(nor->dev, "Macronix Quad bit not set\n");
- return -EINVAL;
+ return -EIO;
}
return 0;
@@ -1940,7 +1940,7 @@ static int spansion_read_cr_quad_enable(struct spi_nor *nor)
if (!(sr_cr[1] & CR_QUAD_EN_SPAN)) {
dev_err(nor->dev, "Spansion Quad bit not set\n");
- return -EINVAL;
+ return -EIO;
}
return 0;
@@ -1985,7 +1985,7 @@ static int sr2_bit7_quad_enable(struct spi_nor *nor)
if (!(*sr2 & SR2_QUAD_EN_BIT7)) {
dev_err(nor->dev, "SR2 Quad bit not set\n");
- return -EINVAL;
+ return -EIO;
}
return 0;
--
2.9.5
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2019-09-24 7:46 UTC|newest]
Thread overview: 193+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-09-24 7:45 [PATCH v2 00/22] mtd: spi-nor: Quad Enable and (un)lock methods Tudor.Ambarus
2019-09-24 7:45 ` Tudor.Ambarus
2019-09-24 7:45 ` Tudor.Ambarus
2019-09-24 7:45 ` Tudor.Ambarus
2019-09-24 7:45 ` [PATCH v2 01/22] mtd: spi-nor: hisi-sfc: Drop nor->erase NULL assignment Tudor.Ambarus
2019-09-24 7:45 ` Tudor.Ambarus
2019-09-24 7:45 ` Tudor.Ambarus
2019-09-24 7:45 ` Tudor.Ambarus
2019-10-10 6:49 ` Boris Brezillon
2019-10-10 6:49 ` Boris Brezillon
2019-10-10 6:49 ` Boris Brezillon
2019-10-10 6:49 ` Boris Brezillon
2019-10-23 21:24 ` Tudor.Ambarus
2019-10-23 21:24 ` Tudor.Ambarus
2019-10-23 21:24 ` Tudor.Ambarus
2019-10-23 21:24 ` Tudor.Ambarus
2019-09-24 7:45 ` [PATCH v2 02/22] mtd: spi-nor: Introduce 'struct spi_nor_controller_ops' Tudor.Ambarus
2019-09-24 7:45 ` Tudor.Ambarus
2019-09-24 7:45 ` Tudor.Ambarus
2019-09-24 7:45 ` Tudor.Ambarus
2019-10-10 6:51 ` Boris Brezillon
2019-10-10 6:51 ` Boris Brezillon
2019-10-10 6:51 ` Boris Brezillon
2019-10-10 6:51 ` Boris Brezillon
2019-10-23 21:24 ` Tudor.Ambarus
2019-10-23 21:24 ` Tudor.Ambarus
2019-10-23 21:24 ` Tudor.Ambarus
2019-10-23 21:24 ` Tudor.Ambarus
2019-09-24 7:45 ` [PATCH v2 03/22] mtd: spi-nor: cadence-quadspi: Fix cqspi_command_read() definition Tudor.Ambarus
2019-09-24 7:45 ` Tudor.Ambarus
2019-09-24 7:45 ` Tudor.Ambarus
2019-09-24 7:45 ` Tudor.Ambarus
2019-10-10 6:54 ` Boris Brezillon
2019-10-10 6:54 ` Boris Brezillon
2019-10-10 6:54 ` Boris Brezillon
2019-10-10 6:54 ` Boris Brezillon
2019-10-23 21:25 ` Tudor.Ambarus
2019-10-23 21:25 ` Tudor.Ambarus
2019-10-23 21:25 ` Tudor.Ambarus
2019-10-23 21:25 ` Tudor.Ambarus
2019-09-24 7:46 ` [PATCH v2 04/22] mtd: spi-nor: Rename nor->params to nor->flash Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-10-10 7:05 ` Boris Brezillon
2019-10-10 7:05 ` Boris Brezillon
2019-10-10 7:05 ` Boris Brezillon
2019-10-10 7:05 ` Boris Brezillon
2019-10-23 21:34 ` Tudor.Ambarus
2019-10-23 21:34 ` Tudor.Ambarus
2019-10-23 21:34 ` Tudor.Ambarus
2019-10-23 21:34 ` Tudor.Ambarus
2019-09-24 7:46 ` [PATCH v2 05/22] mtd: spi-nor: Rework read_sr() Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-10-10 7:13 ` Boris Brezillon
2019-10-10 7:13 ` Boris Brezillon
2019-10-10 7:13 ` Boris Brezillon
2019-10-10 7:13 ` Boris Brezillon
2019-09-24 7:46 ` [PATCH v2 06/22] mtd: spi-nor: Rework read_fsr() Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-10-10 7:14 ` Boris Brezillon
2019-10-10 7:14 ` Boris Brezillon
2019-10-10 7:14 ` Boris Brezillon
2019-10-10 7:14 ` Boris Brezillon
2019-09-24 7:46 ` [PATCH v2 07/22] mtd: spi-nor: Rework read_cr() Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-10-10 7:16 ` Boris Brezillon
2019-10-10 7:16 ` Boris Brezillon
2019-10-10 7:16 ` Boris Brezillon
2019-10-10 7:16 ` Boris Brezillon
2019-10-10 7:16 ` Boris Brezillon
2019-10-10 7:16 ` Boris Brezillon
2019-10-10 7:16 ` Boris Brezillon
2019-10-10 7:16 ` Boris Brezillon
2019-09-24 7:46 ` [PATCH v2 08/22] mtd: spi-nor: Rework write_enable/disable() Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-10-10 7:21 ` Boris Brezillon
2019-10-10 7:21 ` Boris Brezillon
2019-10-10 7:21 ` Boris Brezillon
2019-10-10 7:21 ` Boris Brezillon
2019-10-23 23:39 ` Tudor.Ambarus
2019-10-23 23:39 ` Tudor.Ambarus
2019-10-23 23:39 ` Tudor.Ambarus
2019-10-23 23:39 ` Tudor.Ambarus
2019-10-24 6:04 ` Boris Brezillon
2019-10-24 6:04 ` Boris Brezillon
2019-10-24 6:04 ` Boris Brezillon
2019-10-24 6:04 ` Boris Brezillon
2019-10-24 11:01 ` Tudor.Ambarus
2019-10-24 11:01 ` Tudor.Ambarus
2019-10-24 11:01 ` Tudor.Ambarus
2019-10-24 11:01 ` Tudor.Ambarus
2019-09-24 7:46 ` [PATCH v2 09/22] mtd: spi-nor: Fix retlen handling in sst_write() Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-10-10 7:33 ` Boris Brezillon
2019-10-10 7:33 ` Boris Brezillon
2019-10-10 7:33 ` Boris Brezillon
2019-10-10 7:33 ` Boris Brezillon
2019-10-25 7:34 ` Tudor.Ambarus
2019-10-25 7:34 ` Tudor.Ambarus
2019-10-25 7:34 ` Tudor.Ambarus
2019-10-25 7:34 ` Tudor.Ambarus
2019-09-24 7:46 ` [PATCH v2 10/22] mtd: spi-nor: Rework write_sr() Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-10-04 9:39 ` John Garry
2019-10-04 9:39 ` John Garry
2019-10-04 9:39 ` John Garry
2019-10-04 9:39 ` John Garry
2019-10-04 10:03 ` Tudor.Ambarus
2019-10-04 10:03 ` Tudor.Ambarus
2019-10-04 10:03 ` Tudor.Ambarus
2019-10-04 10:03 ` Tudor.Ambarus
2019-10-04 10:26 ` John Garry
2019-10-04 10:26 ` John Garry
2019-10-04 10:26 ` John Garry
2019-10-04 10:26 ` John Garry
2019-10-04 10:47 ` [PATCH] mtd: spi-nor: Fix direction of the write_sr() transfer Tudor.Ambarus
2019-10-04 10:47 ` Tudor.Ambarus
2019-10-04 10:48 ` Tudor.Ambarus
2019-10-04 10:48 ` Tudor.Ambarus
2019-10-04 11:31 ` John Garry
2019-10-04 11:31 ` John Garry
2019-10-04 15:17 ` John Garry
2019-10-04 15:17 ` John Garry
2019-10-04 15:50 ` Tudor.Ambarus
2019-10-04 15:50 ` Tudor.Ambarus
2019-10-04 16:06 ` Vignesh Raghavendra
2019-10-04 16:06 ` Vignesh Raghavendra
2019-10-04 16:09 ` Miquel Raynal
2019-10-04 16:09 ` Miquel Raynal
2019-09-24 7:46 ` [PATCH v2 11/22] mtd: spi-nor: Rework spi_nor_read/write_sr2() Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` [PATCH v2 12/22] mtd: spi-nor: Report error in spi_nor_xread_sr() Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` [PATCH v2 13/22] mtd: spi-nor: Void return type for spi_nor_clear_sr/fsr() Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` [PATCH v2 14/22] mtd: spi-nor: Drop duplicated new line Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` [PATCH v2 15/22] mtd: spi-nor: Drop spansion_quad_enable() Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus [this message]
2019-09-24 7:46 ` [PATCH v2 16/22] mtd: spi-nor: Fix errno on quad_enable methods Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` [PATCH v2 17/22] mtd: spi-nor: Check all the bits written, not just the BP ones Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` [PATCH v2 18/22] mtd: spi-nor: Fix clearing of QE bit on lock()/unlock() Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` [PATCH v2 19/22] mtd: spi-nor: Rework macronix_quad_enable() Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` [PATCH v2 20/22] mtd: spi-nor: Rework spansion(_no)_read_cr_quad_enable() Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:46 ` Tudor.Ambarus
2019-09-24 7:47 ` [PATCH v2 21/22] mtd: spi-nor: Update sr2_bit7_quad_enable() Tudor.Ambarus
2019-09-24 7:47 ` Tudor.Ambarus
2019-09-24 7:47 ` Tudor.Ambarus
2019-09-24 7:47 ` Tudor.Ambarus
2019-09-24 7:47 ` [PATCH v2 22/22] mtd: spi-nor: Rework the disabling of block write protection Tudor.Ambarus
2019-09-24 7:47 ` Tudor.Ambarus
2019-09-24 7:47 ` Tudor.Ambarus
2019-09-24 7:47 ` Tudor.Ambarus
2019-09-25 10:11 ` [PATCH v2 00/22] mtd: spi-nor: Quad Enable and (un)lock methods Tudor.Ambarus
2019-09-25 10:11 ` Tudor.Ambarus
2019-09-25 10:11 ` Tudor.Ambarus
2019-09-25 10:11 ` Tudor.Ambarus
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190924074533.6618-17-tudor.ambarus@microchip.com \
--to=tudor.ambarus@microchip.com \
--cc=andrew@aj.id.au \
--cc=boris.brezillon@collabora.com \
--cc=computersforpeace@gmail.com \
--cc=dwmw2@infradead.org \
--cc=geert+renesas@glider.be \
--cc=joel@jms.id.au \
--cc=jonas@norrbonn.se \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-aspeed@lists.ozlabs.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=linux-mtd@lists.infradead.org \
--cc=marek.vasut@gmail.com \
--cc=matthias.bgg@gmail.com \
--cc=miquel.raynal@bootlin.com \
--cc=richard@nod.at \
--cc=vigneshr@ti.com \
--cc=vz@mleia.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.