From: Benjamin Gaignard <benjamin.gaignard@st.com> To: <fabrice.gasnier@st.com>, <lee.jones@linaro.org>, <robh+dt@kernel.org>, <mark.rutland@arm.com>, <mcoquelin.stm32@gmail.com>, <alexandre.torgue@st.com>, <daniel.lezcano@linaro.org>, <tglx@linutronix.de> Cc: <devicetree@vger.kernel.org>, <linux-stm32@st-md-mailman.stormreply.com>, <linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org>, Benjamin Gaignard <benjamin.gaignard@st.com> Subject: [PATCH v5 3/6] mfd: stm32: Add defines to be used for clkevent purpose Date: Tue, 31 Mar 2020 10:31:43 +0200 [thread overview] Message-ID: <20200331083146.10462-4-benjamin.gaignard@st.com> (raw) In-Reply-To: <20200331083146.10462-1-benjamin.gaignard@st.com> Add defines to be able to enable/clear irq and configure one shot mode. Signed-off-by: Benjamin Gaignard <benjamin.gaignard@st.com> Acked-by: Lee Jones <lee.jones@linaro.org> --- version 5: - no change version 4: - move defines in mfd/stm32-lptimer.h include/linux/mfd/stm32-lptimer.h | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/include/linux/mfd/stm32-lptimer.h b/include/linux/mfd/stm32-lptimer.h index 605f62264825..90b20550c1c8 100644 --- a/include/linux/mfd/stm32-lptimer.h +++ b/include/linux/mfd/stm32-lptimer.h @@ -27,10 +27,15 @@ #define STM32_LPTIM_CMPOK BIT(3) /* STM32_LPTIM_ICR - bit fields */ +#define STM32_LPTIM_ARRMCF BIT(1) #define STM32_LPTIM_CMPOKCF_ARROKCF GENMASK(4, 3) +/* STM32_LPTIM_IER - bit flieds */ +#define STM32_LPTIM_ARRMIE BIT(1) + /* STM32_LPTIM_CR - bit fields */ #define STM32_LPTIM_CNTSTRT BIT(2) +#define STM32_LPTIM_SNGSTRT BIT(1) #define STM32_LPTIM_ENABLE BIT(0) /* STM32_LPTIM_CFGR - bit fields */ -- 2.15.0
WARNING: multiple messages have this Message-ID (diff)
From: Benjamin Gaignard <benjamin.gaignard@st.com> To: <fabrice.gasnier@st.com>, <lee.jones@linaro.org>, <robh+dt@kernel.org>, <mark.rutland@arm.com>, <mcoquelin.stm32@gmail.com>, <alexandre.torgue@st.com>, <daniel.lezcano@linaro.org>, <tglx@linutronix.de> Cc: Benjamin Gaignard <benjamin.gaignard@st.com>, devicetree@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v5 3/6] mfd: stm32: Add defines to be used for clkevent purpose Date: Tue, 31 Mar 2020 10:31:43 +0200 [thread overview] Message-ID: <20200331083146.10462-4-benjamin.gaignard@st.com> (raw) In-Reply-To: <20200331083146.10462-1-benjamin.gaignard@st.com> Add defines to be able to enable/clear irq and configure one shot mode. Signed-off-by: Benjamin Gaignard <benjamin.gaignard@st.com> Acked-by: Lee Jones <lee.jones@linaro.org> --- version 5: - no change version 4: - move defines in mfd/stm32-lptimer.h include/linux/mfd/stm32-lptimer.h | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/include/linux/mfd/stm32-lptimer.h b/include/linux/mfd/stm32-lptimer.h index 605f62264825..90b20550c1c8 100644 --- a/include/linux/mfd/stm32-lptimer.h +++ b/include/linux/mfd/stm32-lptimer.h @@ -27,10 +27,15 @@ #define STM32_LPTIM_CMPOK BIT(3) /* STM32_LPTIM_ICR - bit fields */ +#define STM32_LPTIM_ARRMCF BIT(1) #define STM32_LPTIM_CMPOKCF_ARROKCF GENMASK(4, 3) +/* STM32_LPTIM_IER - bit flieds */ +#define STM32_LPTIM_ARRMIE BIT(1) + /* STM32_LPTIM_CR - bit fields */ #define STM32_LPTIM_CNTSTRT BIT(2) +#define STM32_LPTIM_SNGSTRT BIT(1) #define STM32_LPTIM_ENABLE BIT(0) /* STM32_LPTIM_CFGR - bit fields */ -- 2.15.0 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2020-03-31 8:32 UTC|newest] Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top 2020-03-31 8:31 [PATCH v5 0/6] clockevent: add low power STM32 timer Benjamin Gaignard 2020-03-31 8:31 ` Benjamin Gaignard 2020-03-31 8:31 ` [PATCH v5 1/6] dt-bindings: mfd: Document STM32 low power timer bindings Benjamin Gaignard 2020-03-31 8:31 ` Benjamin Gaignard 2020-03-31 16:49 ` Rob Herring 2020-03-31 16:49 ` Rob Herring 2020-03-31 8:31 ` [PATCH v5 2/6] ARM: dts: stm32: Add timer subnodes on stm32mp15 SoCs Benjamin Gaignard 2020-03-31 8:31 ` Benjamin Gaignard 2020-03-31 8:31 ` Benjamin Gaignard [this message] 2020-03-31 8:31 ` [PATCH v5 3/6] mfd: stm32: Add defines to be used for clkevent purpose Benjamin Gaignard 2020-03-31 8:31 ` [PATCH v5 4/6] mfd: stm32: enable regmap fast_io for stm32-lptimer Benjamin Gaignard 2020-03-31 8:31 ` Benjamin Gaignard 2020-03-31 8:31 ` [PATCH v5 5/6] clocksource: Add Low Power STM32 timers driver Benjamin Gaignard 2020-03-31 8:31 ` Benjamin Gaignard 2020-03-31 8:31 ` [PATCH v5 6/6] ARM: mach-stm32: select low power timer for STM32MP157 Benjamin Gaignard 2020-03-31 8:31 ` Benjamin Gaignard
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20200331083146.10462-4-benjamin.gaignard@st.com \ --to=benjamin.gaignard@st.com \ --cc=alexandre.torgue@st.com \ --cc=daniel.lezcano@linaro.org \ --cc=devicetree@vger.kernel.org \ --cc=fabrice.gasnier@st.com \ --cc=lee.jones@linaro.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-stm32@st-md-mailman.stormreply.com \ --cc=mark.rutland@arm.com \ --cc=mcoquelin.stm32@gmail.com \ --cc=robh+dt@kernel.org \ --cc=tglx@linutronix.de \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.