From: Thomas Gleixner <tglx@linutronix.de> To: LKML <linux-kernel@vger.kernel.org> Cc: x86@kernel.org, Joerg Roedel <joro@8bytes.org>, iommu@lists.linux-foundation.org, linux-hyperv@vger.kernel.org, Haiyang Zhang <haiyangz@microsoft.com>, Jon Derrick <jonathan.derrick@intel.com>, Lu Baolu <baolu.lu@linux.intel.com>, Wei Liu <wei.liu@kernel.org>, "K. Y. Srinivasan" <kys@microsoft.com>, Stephen Hemminger <sthemmin@microsoft.com>, Steve Wahl <steve.wahl@hpe.com>, Dimitri Sivanich <sivanich@hpe.com>, Russ Anderson <rja@hpe.com>, linux-pci@vger.kernel.org, Bjorn Helgaas <bhelgaas@google.com>, Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>, Konrad Rzeszutek Wilk <konrad.wilk@oracle.com>, xen-devel@lists.xenproject.org, Juergen Gross <jgross@suse.com>, Boris Ostrovsky <boris.ostrovsky@oracle.com>, Stefano Stabellini <sstabellini@kernel.org>, Marc Zyngier <maz@kernel.org>, Greg Kroah-Hartman <gregkh@linuxfoundation.org>, "Rafael J. Wysocki" <rafael@kernel.org>, Megha Dey <megha.dey@intel.com>, Jason Gunthorpe <jgg@mellanox.com>, Dave Jiang <dave.jiang@intel.com>, Alex Williamson <alex.williamson@redhat.com>, Jacob Pan <jacob.jun.pan@intel.com>, Baolu Lu <baolu.lu@intel.com>, Kevin Tian <kevin.tian@intel.com>, Dan Williams <dan.j.williams@intel.com> Subject: [patch V2 00/46] x86, PCI, XEN, genirq ...: Prepare for device MSI Date: Wed, 26 Aug 2020 13:16:28 +0200 [thread overview] Message-ID: <20200826111628.794979401@linutronix.de> (raw) This is the second version of providing a base to support device MSI (non PCI based) and on top of that support for IMS (Interrupt Message Storm) based devices in a halfways architecture independent way. The first version can be found here: https://lore.kernel.org/r/20200821002424.119492231@linutronix.de It's still a mixed bag of bug fixes, cleanups and general improvements which are worthwhile independent of device MSI. There are quite a bunch of issues to solve: - X86 does not use the device::msi_domain pointer for historical reasons and due to XEN, which makes it impossible to create an architecture agnostic device MSI infrastructure. - X86 has it's own msi_alloc_info data type which is pointlessly different from the generic version and does not allow to share code. - The logic of composing MSI messages in an hierarchy is busted at the core level and of course some (x86) drivers depend on that. - A few minor shortcomings as usual This series addresses that in several steps: 1) Accidental bug fixes iommu/amd: Prevent NULL pointer dereference 2) Janitoring x86/init: Remove unused init ops PCI: vmd: Dont abuse vector irqomain as parent x86/msi: Remove pointless vcpu_affinity callback 3) Sanitizing the composition of MSI messages in a hierarchy genirq/chip: Use the first chip in irq_chip_compose_msi_msg() x86/msi: Move compose message callback where it belongs 4) Simplification of the x86 specific interrupt allocation mechanism x86/irq: Rename X86_IRQ_ALLOC_TYPE_MSI* to reflect PCI dependency x86/irq: Add allocation type for parent domain retrieval iommu/vt-d: Consolidate irq domain getter iommu/amd: Consolidate irq domain getter iommu/irq_remapping: Consolidate irq domain lookup 5) Consolidation of the X86 specific interrupt allocation mechanism to be as close as possible to the generic MSI allocation mechanism which allows to get rid of quite a bunch of x86'isms which are pointless x86/irq: Prepare consolidation of irq_alloc_info x86/msi: Consolidate HPET allocation x86/ioapic: Consolidate IOAPIC allocation x86/irq: Consolidate DMAR irq allocation x86/irq: Consolidate UV domain allocation PCI/MSI: Rework pci_msi_domain_calc_hwirq() x86/msi: Consolidate MSI allocation x86/msi: Use generic MSI domain ops 6) x86 specific cleanups to remove the dependency on arch_*_msi_irqs() x86/irq: Move apic_post_init() invocation to one place x86/pci: Reducde #ifdeffery in PCI init code x86/irq: Initialize PCI/MSI domain at PCI init time irqdomain/msi: Provide DOMAIN_BUS_VMD_MSI PCI: vmd: Mark VMD irqdomain with DOMAIN_BUS_VMD_MSI PCI/MSI: Provide pci_dev_has_special_msi_domain() helper x86/xen: Make xen_msi_init() static and rename it to xen_hvm_msi_init() x86/xen: Rework MSI teardown x86/xen: Consolidate XEN-MSI init irqdomain/msi: Allow to override msi_domain_alloc/free_irqs() x86/xen: Wrap XEN MSI management into irqdomain iommm/vt-d: Store irq domain in struct device iommm/amd: Store irq domain in struct device x86/pci: Set default irq domain in pcibios_add_device() PCI/MSI: Make arch_.*_msi_irq[s] fallbacks selectable x86/irq: Cleanup the arch_*_msi_irqs() leftovers x86/irq: Make most MSI ops XEN private iommu/vt-d: Remove domain search for PCI/MSI[X] iommu/amd: Remove domain search for PCI/MSI 7) X86 specific preparation for device MSI x86/irq: Add DEV_MSI allocation type x86/msi: Rename and rework pci_msi_prepare() to cover non-PCI MSI 8) Generic device MSI infrastructure platform-msi: Provide default irq_chip:: Ack genirq/proc: Take buslock on affinity write genirq/msi: Provide and use msi_domain_set_default_info_flags() platform-msi: Add device MSI infrastructure irqdomain/msi: Provide msi_alloc/free_store() callbacks 9) POC of IMS (Interrupt Message Storm) irq domain and irqchip implementations for both device array and queue storage. irqchip: Add IMS (Interrupt Message Storm) driver - NOT FOR MERGING Changes vs. V1: - Addressed various review comments and addressed the 0day fallout. - Corrected the XEN logic (Jürgen) - Make the arch fallback in PCI/MSI opt-in not opt-out (Bjorn) - Fixed the compose MSI message inconsistency - Ensure that the necessary flags are set for device SMI - Make the irq bus logic work for affinity setting to prepare support for IMS storage in queue memory. It turned out to be less scary than I feared. - Remove leftovers in iommu/intel|amd - Reworked the IMS POC driver to cover queue storage so Jason can have a look whether that fits the needs of MLX devices. The whole lot is also available from git: git://git.kernel.org/pub/scm/linux/kernel/git/tglx/devel.git device-msi This has been tested on Intel/AMD/KVM but lacks testing on: - HYPERV (-ENODEV) - VMD enabled systems (-ENODEV) - XEN (-ENOCLUE) - IMS (-ENODEV) - Any non-X86 code which might depend on the broken compose MSI message logic. Marc excpects not much fallout, but agrees that we need to fix it anyway. #1 - #3 should be applied unconditionally for obvious reasons #4 - #6 are wortwhile cleanups which should be done independent of device MSI #7 - #8 look promising to cleanup the platform MSI implementation independent of #8, but I neither had cycles nor the stomach to tackle that. #9 is obviously just for the folks interested in IMS Thanks, tglx
WARNING: multiple messages have this Message-ID (diff)
From: Thomas Gleixner <tglx@linutronix.de> To: LKML <linux-kernel@vger.kernel.org> Cc: Dimitri Sivanich <sivanich@hpe.com>, linux-hyperv@vger.kernel.org, Steve Wahl <steve.wahl@hpe.com>, linux-pci@vger.kernel.org, "K. Y. Srinivasan" <kys@microsoft.com>, Dan Williams <dan.j.williams@intel.com>, Wei Liu <wei.liu@kernel.org>, Stephen Hemminger <sthemmin@microsoft.com>, Baolu Lu <baolu.lu@intel.com>, Marc Zyngier <maz@kernel.org>, x86@kernel.org, Jason Gunthorpe <jgg@mellanox.com>, Megha Dey <megha.dey@intel.com>, xen-devel@lists.xenproject.org, Kevin Tian <kevin.tian@intel.com>, Konrad Rzeszutek Wilk <konrad.wilk@oracle.com>, Haiyang Zhang <haiyangz@microsoft.com>, Alex Williamson <alex.williamson@redhat.com>, Stefano Stabellini <sstabellini@kernel.org>, Bjorn Helgaas <bhelgaas@google.com>, Dave Jiang <dave.jiang@intel.com>, Boris Ostrovsky <boris.ostrovsky@oracle.com>, Jon Derrick <jonathan.derrick@intel.com>, Juergen Gross <jgross@suse.com>, Russ Anderson <rja@hpe.com>, Greg Kroah-Hartman <gregkh@linuxfoundation.org>, iommu@lists.linux-foundation.org, Jacob Pan <jacob.jun.pan@intel.com>, "Rafael J. Wysocki" <rafael@kernel.org> Subject: [patch V2 00/46] x86, PCI, XEN, genirq ...: Prepare for device MSI Date: Wed, 26 Aug 2020 13:16:28 +0200 [thread overview] Message-ID: <20200826111628.794979401@linutronix.de> (raw) This is the second version of providing a base to support device MSI (non PCI based) and on top of that support for IMS (Interrupt Message Storm) based devices in a halfways architecture independent way. The first version can be found here: https://lore.kernel.org/r/20200821002424.119492231@linutronix.de It's still a mixed bag of bug fixes, cleanups and general improvements which are worthwhile independent of device MSI. There are quite a bunch of issues to solve: - X86 does not use the device::msi_domain pointer for historical reasons and due to XEN, which makes it impossible to create an architecture agnostic device MSI infrastructure. - X86 has it's own msi_alloc_info data type which is pointlessly different from the generic version and does not allow to share code. - The logic of composing MSI messages in an hierarchy is busted at the core level and of course some (x86) drivers depend on that. - A few minor shortcomings as usual This series addresses that in several steps: 1) Accidental bug fixes iommu/amd: Prevent NULL pointer dereference 2) Janitoring x86/init: Remove unused init ops PCI: vmd: Dont abuse vector irqomain as parent x86/msi: Remove pointless vcpu_affinity callback 3) Sanitizing the composition of MSI messages in a hierarchy genirq/chip: Use the first chip in irq_chip_compose_msi_msg() x86/msi: Move compose message callback where it belongs 4) Simplification of the x86 specific interrupt allocation mechanism x86/irq: Rename X86_IRQ_ALLOC_TYPE_MSI* to reflect PCI dependency x86/irq: Add allocation type for parent domain retrieval iommu/vt-d: Consolidate irq domain getter iommu/amd: Consolidate irq domain getter iommu/irq_remapping: Consolidate irq domain lookup 5) Consolidation of the X86 specific interrupt allocation mechanism to be as close as possible to the generic MSI allocation mechanism which allows to get rid of quite a bunch of x86'isms which are pointless x86/irq: Prepare consolidation of irq_alloc_info x86/msi: Consolidate HPET allocation x86/ioapic: Consolidate IOAPIC allocation x86/irq: Consolidate DMAR irq allocation x86/irq: Consolidate UV domain allocation PCI/MSI: Rework pci_msi_domain_calc_hwirq() x86/msi: Consolidate MSI allocation x86/msi: Use generic MSI domain ops 6) x86 specific cleanups to remove the dependency on arch_*_msi_irqs() x86/irq: Move apic_post_init() invocation to one place x86/pci: Reducde #ifdeffery in PCI init code x86/irq: Initialize PCI/MSI domain at PCI init time irqdomain/msi: Provide DOMAIN_BUS_VMD_MSI PCI: vmd: Mark VMD irqdomain with DOMAIN_BUS_VMD_MSI PCI/MSI: Provide pci_dev_has_special_msi_domain() helper x86/xen: Make xen_msi_init() static and rename it to xen_hvm_msi_init() x86/xen: Rework MSI teardown x86/xen: Consolidate XEN-MSI init irqdomain/msi: Allow to override msi_domain_alloc/free_irqs() x86/xen: Wrap XEN MSI management into irqdomain iommm/vt-d: Store irq domain in struct device iommm/amd: Store irq domain in struct device x86/pci: Set default irq domain in pcibios_add_device() PCI/MSI: Make arch_.*_msi_irq[s] fallbacks selectable x86/irq: Cleanup the arch_*_msi_irqs() leftovers x86/irq: Make most MSI ops XEN private iommu/vt-d: Remove domain search for PCI/MSI[X] iommu/amd: Remove domain search for PCI/MSI 7) X86 specific preparation for device MSI x86/irq: Add DEV_MSI allocation type x86/msi: Rename and rework pci_msi_prepare() to cover non-PCI MSI 8) Generic device MSI infrastructure platform-msi: Provide default irq_chip:: Ack genirq/proc: Take buslock on affinity write genirq/msi: Provide and use msi_domain_set_default_info_flags() platform-msi: Add device MSI infrastructure irqdomain/msi: Provide msi_alloc/free_store() callbacks 9) POC of IMS (Interrupt Message Storm) irq domain and irqchip implementations for both device array and queue storage. irqchip: Add IMS (Interrupt Message Storm) driver - NOT FOR MERGING Changes vs. V1: - Addressed various review comments and addressed the 0day fallout. - Corrected the XEN logic (Jürgen) - Make the arch fallback in PCI/MSI opt-in not opt-out (Bjorn) - Fixed the compose MSI message inconsistency - Ensure that the necessary flags are set for device SMI - Make the irq bus logic work for affinity setting to prepare support for IMS storage in queue memory. It turned out to be less scary than I feared. - Remove leftovers in iommu/intel|amd - Reworked the IMS POC driver to cover queue storage so Jason can have a look whether that fits the needs of MLX devices. The whole lot is also available from git: git://git.kernel.org/pub/scm/linux/kernel/git/tglx/devel.git device-msi This has been tested on Intel/AMD/KVM but lacks testing on: - HYPERV (-ENODEV) - VMD enabled systems (-ENODEV) - XEN (-ENOCLUE) - IMS (-ENODEV) - Any non-X86 code which might depend on the broken compose MSI message logic. Marc excpects not much fallout, but agrees that we need to fix it anyway. #1 - #3 should be applied unconditionally for obvious reasons #4 - #6 are wortwhile cleanups which should be done independent of device MSI #7 - #8 look promising to cleanup the platform MSI implementation independent of #8, but I neither had cycles nor the stomach to tackle that. #9 is obviously just for the folks interested in IMS Thanks, tglx _______________________________________________ iommu mailing list iommu@lists.linux-foundation.org https://lists.linuxfoundation.org/mailman/listinfo/iommu
next reply other threads:[~2020-08-26 12:14 UTC|newest] Thread overview: 294+ messages / expand[flat|nested] mbox.gz Atom feed top 2020-08-26 11:16 Thomas Gleixner [this message] 2020-08-26 11:16 ` [patch V2 00/46] x86, PCI, XEN, genirq ...: Prepare for device MSI Thomas Gleixner 2020-08-26 11:16 ` [patch V2 01/46] iommu/amd: Prevent NULL pointer dereference Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-08-27 14:57 ` Joerg Roedel 2020-08-27 14:57 ` Joerg Roedel 2020-08-26 11:16 ` [patch V2 02/46] x86/init: Remove unused init ops Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:16 ` [patch V2 03/46] PCI: vmd: Dont abuse vector irqomain as parent Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:16 ` [patch V2 04/46] genirq/chip: Use the first chip in irq_chip_compose_msi_msg() Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-08-26 19:50 ` Marc Zyngier 2020-08-26 19:50 ` Marc Zyngier 2020-08-26 21:19 ` Thomas Gleixner 2020-08-26 21:19 ` Thomas Gleixner 2020-08-26 21:32 ` Marc Zyngier 2020-08-26 21:32 ` Marc Zyngier 2020-08-26 11:16 ` [patch V2 05/46] x86/msi: Move compose message callback where it belongs Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:16 ` [patch V2 06/46] x86/msi: Remove pointless vcpu_affinity callback Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:16 ` [patch V2 07/46] x86/irq: Rename X86_IRQ_ALLOC_TYPE_MSI* to reflect PCI dependency Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-09-16 15:12 ` [tip: x86/irq] x86_irq_Rename_X86_IRQ_ALLOC_TYPE_MSI_to_reflect_PCI_dependency tip-bot2 for Thomas Gleixner 2020-08-26 11:16 ` [patch V2 08/46] x86/irq: Add allocation type for parent domain retrieval Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:16 ` [patch V2 09/46] iommu/vt-d: Consolidate irq domain getter Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:16 ` [patch V2 10/46] iommu/amd: " Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:16 ` [patch V2 11/46] iommu/irq_remapping: Consolidate irq domain lookup Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:16 ` [patch V2 12/46] x86/irq: Prepare consolidation of irq_alloc_info Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:16 ` [patch V2 13/46] x86/msi: Consolidate HPET allocation Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:16 ` [patch V2 14/46] x86/ioapic: Consolidate IOAPIC allocation Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-09-08 13:35 ` Wei Liu 2020-09-08 13:35 ` Wei Liu 2020-09-16 15:12 ` [tip: x86/irq] x86_ioapic_Consolidate_IOAPIC_allocation tip-bot2 for Thomas Gleixner 2020-08-26 11:16 ` [patch V2 15/46] x86/irq: Consolidate DMAR irq allocation Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-08-26 16:50 ` Dey, Megha 2020-08-26 16:50 ` Dey, Megha 2020-08-26 16:50 ` Dey, Megha 2020-08-26 18:32 ` Thomas Gleixner 2020-08-26 18:32 ` Thomas Gleixner 2020-08-26 20:50 ` Thomas Gleixner 2020-08-26 20:50 ` Thomas Gleixner 2020-08-28 0:12 ` Dey, Megha 2020-08-28 0:12 ` Dey, Megha 2020-08-28 0:12 ` Dey, Megha 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:16 ` [patch V2 16/46] x86/irq: Consolidate UV domain allocation Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:16 ` [patch V2 17/46] PCI/MSI: Rework pci_msi_domain_calc_hwirq() Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-08-26 20:24 ` Marc Zyngier 2020-08-26 20:24 ` Marc Zyngier 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:16 ` [patch V2 18/46] x86/msi: Consolidate MSI allocation Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-09-08 13:36 ` Wei Liu 2020-09-08 13:36 ` Wei Liu 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:16 ` [patch V2 19/46] x86/msi: Use generic MSI domain ops Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-08-26 20:21 ` Marc Zyngier 2020-08-26 20:21 ` Marc Zyngier 2020-08-26 20:43 ` Thomas Gleixner 2020-08-26 20:43 ` Thomas Gleixner 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:16 ` [patch V2 20/46] x86/irq: Move apic_post_init() invocation to one place Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:16 ` [patch V2 21/46] x86/pci: Reducde #ifdeffery in PCI init code Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:16 ` [patch V2 22/46] x86/irq: Initialize PCI/MSI domain at PCI init time Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:16 ` [patch V2 23/46] irqdomain/msi: Provide DOMAIN_BUS_VMD_MSI Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-08-26 20:42 ` Marc Zyngier 2020-08-26 20:42 ` Marc Zyngier 2020-08-26 20:57 ` Derrick, Jonathan 2020-08-26 20:57 ` Derrick, Jonathan 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:16 ` [patch V2 24/46] PCI: vmd: Mark VMD irqdomain with DOMAIN_BUS_VMD_MSI Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-08-26 20:47 ` Marc Zyngier 2020-08-26 20:47 ` Marc Zyngier 2020-08-31 14:39 ` Jason Gunthorpe 2020-08-31 14:39 ` Jason Gunthorpe 2020-09-30 12:45 ` Derrick, Jonathan 2020-09-30 12:45 ` Derrick, Jonathan 2020-09-30 12:57 ` Jason Gunthorpe 2020-09-30 12:57 ` Jason Gunthorpe 2020-09-30 13:08 ` Derrick, Jonathan 2020-09-30 13:08 ` Derrick, Jonathan 2020-09-30 18:47 ` Jason Gunthorpe 2020-09-30 18:47 ` Jason Gunthorpe 2020-09-16 15:12 ` [tip: x86/irq] PCI_vmd_Mark_VMD_irqdomain_with_DOMAIN_BUS_VMD_MSI tip-bot2 for Thomas Gleixner 2020-08-26 11:16 ` [patch V2 25/46] PCI/MSI: Provide pci_dev_has_special_msi_domain() helper Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:16 ` [patch V2 26/46] x86/xen: Make xen_msi_init() static and rename it to xen_hvm_msi_init() Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:16 ` [patch V2 27/46] x86/xen: Rework MSI teardown Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-08-27 7:46 ` Jürgen Groß 2020-08-27 7:46 ` Jürgen Groß 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:16 ` [patch V2 28/46] x86/xen: Consolidate XEN-MSI init Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-08-27 7:47 ` Jürgen Groß 2020-08-27 7:47 ` Jürgen Groß 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:16 ` [patch V2 29/46] irqdomain/msi: Allow to override msi_domain_alloc/free_irqs() Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-08-26 19:06 ` Marc Zyngier 2020-08-26 19:06 ` Marc Zyngier 2020-08-26 19:47 ` Thomas Gleixner 2020-08-26 19:47 ` Thomas Gleixner 2020-08-26 21:33 ` Marc Zyngier 2020-08-26 21:33 ` Marc Zyngier 2020-08-28 0:24 ` Dey, Megha 2020-08-28 0:24 ` Dey, Megha 2020-08-28 0:24 ` Dey, Megha 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:16 ` [patch V2 30/46] x86/xen: Wrap XEN MSI management into irqdomain Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2023-01-15 14:12 ` [patch V2 30/46] " David Woodhouse 2023-01-15 20:27 ` David Woodhouse 2020-08-26 11:16 ` [patch V2 31/46] iommm/vt-d: Store irq domain in struct device Thomas Gleixner 2020-08-26 11:16 ` Thomas Gleixner 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:17 ` [patch V2 32/46] iommm/amd: " Thomas Gleixner 2020-08-26 11:17 ` Thomas Gleixner 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:17 ` [patch V2 33/46] x86/pci: Set default irq domain in pcibios_add_device() Thomas Gleixner 2020-08-26 11:17 ` Thomas Gleixner 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:17 ` [patch V2 34/46] PCI/MSI: Make arch_.*_msi_irq[s] fallbacks selectable Thomas Gleixner 2020-08-26 11:17 ` Thomas Gleixner 2020-08-26 15:34 ` kernel test robot 2020-08-26 15:53 ` Thomas Gleixner 2020-08-26 15:53 ` Thomas Gleixner 2020-08-26 16:23 ` kernel test robot 2020-08-26 21:14 ` Marc Zyngier 2020-08-26 21:14 ` Marc Zyngier 2020-08-26 21:27 ` Thomas Gleixner 2020-08-26 21:27 ` Thomas Gleixner 2020-08-27 18:20 ` Bjorn Helgaas 2020-08-27 18:20 ` Bjorn Helgaas 2020-08-28 11:21 ` Lorenzo Pieralisi 2020-08-28 11:21 ` Lorenzo Pieralisi 2020-08-28 12:19 ` Jason Gunthorpe 2020-08-28 12:19 ` Jason Gunthorpe 2020-08-28 12:19 ` Jason Gunthorpe 2020-08-28 12:19 ` Jason Gunthorpe 2020-08-28 12:47 ` Marc Zyngier 2020-08-28 12:47 ` Marc Zyngier 2020-08-28 12:54 ` Jason Gunthorpe 2020-08-28 12:54 ` Jason Gunthorpe 2020-08-28 12:54 ` Jason Gunthorpe 2020-08-28 13:52 ` Marc Zyngier 2020-08-28 13:52 ` Marc Zyngier 2020-08-28 18:29 ` Thomas Gleixner 2020-08-28 18:29 ` Thomas Gleixner 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-09-25 13:54 ` [patch V2 34/46] " Qian Cai 2020-09-25 13:54 ` Qian Cai 2020-09-25 13:54 ` Qian Cai 2020-09-26 12:38 ` Vasily Gorbik 2020-09-26 12:38 ` Vasily Gorbik 2020-09-28 10:11 ` Thomas Gleixner 2020-09-28 10:11 ` Thomas Gleixner 2020-08-26 11:17 ` [patch V2 35/46] x86/irq: Cleanup the arch_*_msi_irqs() leftovers Thomas Gleixner 2020-08-26 11:17 ` Thomas Gleixner 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:17 ` [patch V2 36/46] x86/irq: Make most MSI ops XEN private Thomas Gleixner 2020-08-26 11:17 ` Thomas Gleixner 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:17 ` [patch V2 37/46] iommu/vt-d: Remove domain search for PCI/MSI[X] Thomas Gleixner 2020-08-26 11:17 ` Thomas Gleixner 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:17 ` [patch V2 38/46] iommu/amd: Remove domain search for PCI/MSI Thomas Gleixner 2020-08-26 11:17 ` Thomas Gleixner 2020-09-16 15:12 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-08-26 11:17 ` [patch V2 39/46] x86/irq: Add DEV_MSI allocation type Thomas Gleixner 2020-08-26 11:17 ` Thomas Gleixner 2020-08-26 11:17 ` [patch V2 40/46] x86/msi: Rename and rework pci_msi_prepare() to cover non-PCI MSI Thomas Gleixner 2020-08-26 11:17 ` Thomas Gleixner 2020-08-26 11:17 ` [patch V2 41/46] platform-msi: Provide default irq_chip:: Ack Thomas Gleixner 2020-08-26 11:17 ` Thomas Gleixner 2020-08-26 21:25 ` Marc Zyngier 2020-08-26 21:25 ` Marc Zyngier 2020-08-26 11:17 ` [patch V2 42/46] genirq/proc: Take buslock on affinity write Thomas Gleixner 2020-08-26 11:17 ` Thomas Gleixner 2020-08-26 11:17 ` [patch V2 43/46] genirq/msi: Provide and use msi_domain_set_default_info_flags() Thomas Gleixner 2020-08-26 11:17 ` Thomas Gleixner 2020-08-27 8:17 ` Marc Zyngier 2020-08-27 8:17 ` Marc Zyngier 2020-08-28 18:42 ` Thomas Gleixner 2020-08-28 18:42 ` Thomas Gleixner 2020-08-26 11:17 ` [patch V2 44/46] platform-msi: Add device MSI infrastructure Thomas Gleixner 2020-08-26 11:17 ` Thomas Gleixner 2020-08-26 11:17 ` [patch V2 45/46] irqdomain/msi: Provide msi_alloc/free_store() callbacks Thomas Gleixner 2020-08-26 11:17 ` Thomas Gleixner 2020-08-26 11:17 ` [patch V2 46/46] irqchip: Add IMS (Interrupt Message Storm) driver - NOT FOR MERGING Thomas Gleixner 2020-08-26 11:17 ` Thomas Gleixner 2020-08-31 14:45 ` Jason Gunthorpe 2020-08-31 14:45 ` Jason Gunthorpe 2020-08-28 11:41 ` [patch V2 00/46] x86, PCI, XEN, genirq ...: Prepare for device MSI Joerg Roedel 2020-08-28 11:41 ` Joerg Roedel 2020-08-31 0:51 ` Lu Baolu 2020-08-31 0:51 ` Lu Baolu 2020-08-31 0:51 ` Lu Baolu 2020-08-31 7:10 ` Thomas Gleixner 2020-08-31 7:10 ` Thomas Gleixner 2020-08-31 7:29 ` Lu Baolu 2020-08-31 7:29 ` Lu Baolu 2020-08-31 7:29 ` Lu Baolu 2020-09-01 9:06 ` Boqun Feng 2020-09-01 9:06 ` Boqun Feng 2020-09-01 9:06 ` Boqun Feng 2020-09-03 16:35 ` Raj, Ashok 2020-09-03 16:35 ` Raj, Ashok 2020-09-03 18:12 ` Thomas Gleixner 2020-09-03 18:12 ` Thomas Gleixner 2020-09-08 3:39 ` Russ Anderson 2020-09-08 3:39 ` Russ Anderson 2020-09-25 15:29 ` Qian Cai 2020-09-25 15:29 ` Qian Cai 2020-09-25 15:29 ` Qian Cai 2020-09-25 15:49 ` Peter Zijlstra 2020-09-25 15:49 ` Peter Zijlstra 2020-09-25 23:14 ` Thomas Gleixner 2020-09-25 23:14 ` Thomas Gleixner 2020-09-27 8:46 ` [PATCH] x86/apic/msi: Unbreak DMAR and HPET MSI Thomas Gleixner 2020-09-27 8:46 ` Thomas Gleixner 2020-09-27 19:57 ` [tip: x86/irq] " tip-bot2 for Thomas Gleixner 2020-09-29 23:03 ` [patch V2 00/46] x86, PCI, XEN, genirq ...: Prepare for device MSI Dey, Megha 2020-09-29 23:03 ` Dey, Megha 2020-09-30 6:41 ` Thomas Gleixner 2020-09-30 6:41 ` Thomas Gleixner 2020-09-30 11:43 ` Jason Gunthorpe 2020-09-30 11:43 ` Jason Gunthorpe 2020-09-30 15:20 ` Thomas Gleixner 2020-09-30 15:20 ` Thomas Gleixner 2020-09-30 17:25 ` Dey, Megha 2020-09-30 17:25 ` Dey, Megha 2020-09-30 18:11 ` Thomas Gleixner 2020-09-30 18:11 ` Thomas Gleixner 2020-11-12 12:55 ` REGRESSION: " Jason Gunthorpe 2020-11-12 12:55 ` Jason Gunthorpe 2020-11-12 14:15 ` Thomas Gleixner 2020-11-12 14:15 ` Thomas Gleixner 2020-11-12 15:18 ` Thomas Gleixner 2020-11-12 15:18 ` Thomas Gleixner 2020-11-12 19:15 ` iommu/vt-d: Cure VF irqdomain hickup Thomas Gleixner 2020-11-12 19:15 ` Thomas Gleixner 2020-11-12 21:34 ` Thomas Gleixner 2020-11-12 21:34 ` Thomas Gleixner 2020-11-13 9:19 ` Marc Zyngier 2020-11-13 9:19 ` Marc Zyngier 2020-11-13 13:52 ` Thomas Gleixner 2020-11-13 13:52 ` Thomas Gleixner 2020-11-13 7:20 ` Lu Baolu 2020-11-13 7:20 ` Lu Baolu 2020-11-16 9:47 ` Geert Uytterhoeven 2020-11-16 9:47 ` Geert Uytterhoeven 2020-11-16 12:50 ` Thomas Gleixner 2020-11-16 12:50 ` Thomas Gleixner 2020-11-16 12:50 ` Lu Baolu 2020-11-16 12:50 ` Lu Baolu 2020-11-16 23:22 ` Jason Gunthorpe 2020-11-16 23:22 ` Jason Gunthorpe
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20200826111628.794979401@linutronix.de \ --to=tglx@linutronix.de \ --cc=alex.williamson@redhat.com \ --cc=baolu.lu@intel.com \ --cc=baolu.lu@linux.intel.com \ --cc=bhelgaas@google.com \ --cc=boris.ostrovsky@oracle.com \ --cc=dan.j.williams@intel.com \ --cc=dave.jiang@intel.com \ --cc=gregkh@linuxfoundation.org \ --cc=haiyangz@microsoft.com \ --cc=iommu@lists.linux-foundation.org \ --cc=jacob.jun.pan@intel.com \ --cc=jgg@mellanox.com \ --cc=jgross@suse.com \ --cc=jonathan.derrick@intel.com \ --cc=joro@8bytes.org \ --cc=kevin.tian@intel.com \ --cc=konrad.wilk@oracle.com \ --cc=kys@microsoft.com \ --cc=linux-hyperv@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-pci@vger.kernel.org \ --cc=lorenzo.pieralisi@arm.com \ --cc=maz@kernel.org \ --cc=megha.dey@intel.com \ --cc=rafael@kernel.org \ --cc=rja@hpe.com \ --cc=sivanich@hpe.com \ --cc=sstabellini@kernel.org \ --cc=steve.wahl@hpe.com \ --cc=sthemmin@microsoft.com \ --cc=wei.liu@kernel.org \ --cc=x86@kernel.org \ --cc=xen-devel@lists.xenproject.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.