All of lore.kernel.org
 help / color / mirror / Atom feed
From: Ionela Voinescu <ionela.voinescu@arm.com>
To: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Cc: Bjorn Andersson <bjorn.andersson@linaro.org>,
	Andy Gross <agross@kernel.org>,
	Catalin Marinas <catalin.marinas@arm.com>,
	Will Deacon <will@kernel.org>,
	linux-arm-msm@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH 1/4] arm64: defconfig: enable INTERCONNECT for Qualcomm chipsets
Date: Wed, 4 Nov 2020 13:27:10 +0000	[thread overview]
Message-ID: <20201104132655.GA1951@arm.com> (raw)
In-Reply-To: <20200917203913.3250205-1-dmitry.baryshkov@linaro.org>

Hi guys,

On Thursday 17 Sep 2020 at 23:39:10 (+0300), Dmitry Baryshkov wrote:
> Enable CONFIG_INTERCONNECT and interconnect drivers for several Qualcomm
> chipsets to enable bus bandwidth control on these SoCs.
> 
> Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
> ---
>  arch/arm64/configs/defconfig | 6 ++++++
>  1 file changed, 6 insertions(+)
> 
> diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig
> index 63003ec116ee..2e746ebb9245 100644
> --- a/arch/arm64/configs/defconfig
> +++ b/arch/arm64/configs/defconfig
> @@ -1023,6 +1023,12 @@ CONFIG_SLIMBUS=m
>  CONFIG_SLIM_QCOM_CTRL=m
>  CONFIG_SLIM_QCOM_NGD_CTRL=m
>  CONFIG_MUX_MMIO=y
> +CONFIG_INTERCONNECT=y
> +CONFIG_INTERCONNECT_QCOM=y
> +CONFIG_INTERCONNECT_QCOM_MSM8916=m
> +CONFIG_INTERCONNECT_QCOM_SDM845=m
> +CONFIG_INTERCONNECT_QCOM_SM8150=m
> +CONFIG_INTERCONNECT_QCOM_SM8250=m

This needs an additional

+CONFIG_INTERCONNECT_QCOM_OSM_L3=m
or
+CONFIG_INTERCONNECT_QCOM_OSM_L3=y

Without it cpufreq fails to initialize on DB845c.

When CONFIG_INTERCONNECT_QCOM_OSM_L3=n (which is what it will default to
when doing ARCH=arm64 make defcofnig), the osm_l3 is not registered as a
provider and therefore will not be found when doing:
qcom_cpufreq_hw_driver_probe() -> dev_pm_opp_of_find_icc_paths() ->
of_icc_get_by_index().

This being said, it also does not feel right for cpufreq enablement
to depend on L3 scaling enablement, so better error filtering might be
needed in the drivers instead. But I'll leave that decision to you,
while the above is only a quick fix.

The issue is reproduced with linux next 20201104, after applying the
iommu patches at [1].

Hope it helps,
Ionela.

[1]
https://lore.kernel.org/lkml/160399513141.1314250.8831514745970142969.b4-ty@kernel.org/

>  CONFIG_EXT2_FS=y
>  CONFIG_EXT3_FS=y
>  CONFIG_EXT4_FS_POSIX_ACL=y
> -- 
> 2.28.0
> 
> 
> _______________________________________________
> linux-arm-kernel mailing list
> linux-arm-kernel@lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

WARNING: multiple messages have this Message-ID (diff)
From: Ionela Voinescu <ionela.voinescu@arm.com>
To: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Cc: Catalin Marinas <catalin.marinas@arm.com>,
	Bjorn Andersson <bjorn.andersson@linaro.org>,
	Andy Gross <agross@kernel.org>,
	linux-arm-msm@vger.kernel.org, Will Deacon <will@kernel.org>,
	linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH 1/4] arm64: defconfig: enable INTERCONNECT for Qualcomm chipsets
Date: Wed, 4 Nov 2020 13:27:10 +0000	[thread overview]
Message-ID: <20201104132655.GA1951@arm.com> (raw)
In-Reply-To: <20200917203913.3250205-1-dmitry.baryshkov@linaro.org>

Hi guys,

On Thursday 17 Sep 2020 at 23:39:10 (+0300), Dmitry Baryshkov wrote:
> Enable CONFIG_INTERCONNECT and interconnect drivers for several Qualcomm
> chipsets to enable bus bandwidth control on these SoCs.
> 
> Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
> ---
>  arch/arm64/configs/defconfig | 6 ++++++
>  1 file changed, 6 insertions(+)
> 
> diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig
> index 63003ec116ee..2e746ebb9245 100644
> --- a/arch/arm64/configs/defconfig
> +++ b/arch/arm64/configs/defconfig
> @@ -1023,6 +1023,12 @@ CONFIG_SLIMBUS=m
>  CONFIG_SLIM_QCOM_CTRL=m
>  CONFIG_SLIM_QCOM_NGD_CTRL=m
>  CONFIG_MUX_MMIO=y
> +CONFIG_INTERCONNECT=y
> +CONFIG_INTERCONNECT_QCOM=y
> +CONFIG_INTERCONNECT_QCOM_MSM8916=m
> +CONFIG_INTERCONNECT_QCOM_SDM845=m
> +CONFIG_INTERCONNECT_QCOM_SM8150=m
> +CONFIG_INTERCONNECT_QCOM_SM8250=m

This needs an additional

+CONFIG_INTERCONNECT_QCOM_OSM_L3=m
or
+CONFIG_INTERCONNECT_QCOM_OSM_L3=y

Without it cpufreq fails to initialize on DB845c.

When CONFIG_INTERCONNECT_QCOM_OSM_L3=n (which is what it will default to
when doing ARCH=arm64 make defcofnig), the osm_l3 is not registered as a
provider and therefore will not be found when doing:
qcom_cpufreq_hw_driver_probe() -> dev_pm_opp_of_find_icc_paths() ->
of_icc_get_by_index().

This being said, it also does not feel right for cpufreq enablement
to depend on L3 scaling enablement, so better error filtering might be
needed in the drivers instead. But I'll leave that decision to you,
while the above is only a quick fix.

The issue is reproduced with linux next 20201104, after applying the
iommu patches at [1].

Hope it helps,
Ionela.

[1]
https://lore.kernel.org/lkml/160399513141.1314250.8831514745970142969.b4-ty@kernel.org/

>  CONFIG_EXT2_FS=y
>  CONFIG_EXT3_FS=y
>  CONFIG_EXT4_FS_POSIX_ACL=y
> -- 
> 2.28.0
> 
> 
> _______________________________________________
> linux-arm-kernel mailing list
> linux-arm-kernel@lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

  parent reply	other threads:[~2020-11-04 13:27 UTC|newest]

Thread overview: 10+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2020-09-17 20:39 [PATCH 1/4] arm64: defconfig: enable INTERCONNECT for Qualcomm chipsets Dmitry Baryshkov
2020-09-17 20:39 ` Dmitry Baryshkov
2020-09-17 20:39 ` [PATCH 2/4] arm64: defconfig: qcom: enable GPU clock controller for SM8[12]50 Dmitry Baryshkov
2020-09-17 20:39   ` Dmitry Baryshkov
2020-09-17 20:39 ` [PATCH 3/4] arm64: defconfig: enable Qualcomm ASoC modules Dmitry Baryshkov
2020-09-17 20:39   ` Dmitry Baryshkov
2020-09-17 20:39 ` [PATCH 4/4] arm64: defconfig: enable Qualcomm ADSP Peripheral Image Loader Dmitry Baryshkov
2020-09-17 20:39   ` Dmitry Baryshkov
2020-11-04 13:27 ` Ionela Voinescu [this message]
2020-11-04 13:27   ` [PATCH 1/4] arm64: defconfig: enable INTERCONNECT for Qualcomm chipsets Ionela Voinescu

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20201104132655.GA1951@arm.com \
    --to=ionela.voinescu@arm.com \
    --cc=agross@kernel.org \
    --cc=bjorn.andersson@linaro.org \
    --cc=catalin.marinas@arm.com \
    --cc=dmitry.baryshkov@linaro.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-arm-msm@vger.kernel.org \
    --cc=will@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.