All of lore.kernel.org
 help / color / mirror / Atom feed
From: Mark Brown <broonie@kernel.org>
To: Catalin Marinas <catalin.marinas@arm.com>, Will Deacon <will@kernel.org>
Cc: Mark Rutland <mark.rutland@arm.com>,
	Joey Gouly <joey.gouly@arm.com>,
	linux-arm-kernel@lists.infradead.org,
	Mark Brown <broonie@kernel.org>
Subject: [PATCH v5 06/27] arm64/sysreg: Standardise naming for DCZID_EL0 field names
Date: Wed, 22 Jun 2022 18:43:55 +0100	[thread overview]
Message-ID: <20220622174416.1406282-7-broonie@kernel.org> (raw)
In-Reply-To: <20220622174416.1406282-1-broonie@kernel.org>

The constants defining field names for DCZID_EL0 do not include the _EL0
that is included as part of our standard naming scheme. In preparation
for automatic generation of the defines add the _EL0 in. No functional
change.

Signed-off-by: Mark Brown <broonie@kernel.org>
---
 arch/arm64/include/asm/sysreg.h | 4 ++--
 arch/arm64/kernel/cpufeature.c  | 4 ++--
 2 files changed, 4 insertions(+), 4 deletions(-)

diff --git a/arch/arm64/include/asm/sysreg.h b/arch/arm64/include/asm/sysreg.h
index 19c6eabfec7c..0af7ee9b314d 100644
--- a/arch/arm64/include/asm/sysreg.h
+++ b/arch/arm64/include/asm/sysreg.h
@@ -1099,8 +1099,8 @@
 #define CTR_EL0_IDC_SHIFT		28
 #define CTR_EL0_DIC_SHIFT		29
 
-#define DCZID_DZP_SHIFT			4
-#define DCZID_BS_SHIFT			0
+#define DCZID_EL0_DZP_SHIFT		4
+#define DCZID_EL0_BS_SHIFT		0
 
 #define CPACR_EL1_FPEN_EL1EN	(BIT(20)) /* enable EL1 access */
 #define CPACR_EL1_FPEN_EL0EN	(BIT(21)) /* enable EL0 access, if EL1EN set */
diff --git a/arch/arm64/kernel/cpufeature.c b/arch/arm64/kernel/cpufeature.c
index b7cd50eb6d8a..b9c5b11c17c3 100644
--- a/arch/arm64/kernel/cpufeature.c
+++ b/arch/arm64/kernel/cpufeature.c
@@ -453,8 +453,8 @@ static const struct arm64_ftr_bits ftr_mvfr2[] = {
 };
 
 static const struct arm64_ftr_bits ftr_dczid[] = {
-	ARM64_FTR_BITS(FTR_VISIBLE, FTR_STRICT, FTR_EXACT, DCZID_DZP_SHIFT, 1, 1),
-	ARM64_FTR_BITS(FTR_VISIBLE, FTR_STRICT, FTR_LOWER_SAFE, DCZID_BS_SHIFT, 4, 0),
+	ARM64_FTR_BITS(FTR_VISIBLE, FTR_STRICT, FTR_EXACT, DCZID_EL0_DZP_SHIFT, 1, 1),
+	ARM64_FTR_BITS(FTR_VISIBLE, FTR_STRICT, FTR_LOWER_SAFE, DCZID_EL0_BS_SHIFT, 4, 0),
 	ARM64_FTR_END,
 };
 
-- 
2.30.2


_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

  parent reply	other threads:[~2022-06-22 17:55 UTC|newest]

Thread overview: 29+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-06-22 17:43 [PATCH v5 00/27] arm64/sysreg: More system register generation Mark Brown
2022-06-22 17:43 ` [PATCH v5 01/27] arm64/cpuinfo: Remove refrences to reserved cache type Mark Brown
2022-06-28 14:26   ` Will Deacon
2022-06-22 17:43 ` [PATCH v5 02/27] arm64/sysreg: Allow leading blanks on comments in sysreg file Mark Brown
2022-06-22 17:43 ` [PATCH v5 03/27] arm64/sysreg: Add LINKER_SCRIPT guards for sysreg.h Mark Brown
2022-06-22 17:43 ` [PATCH v5 04/27] arm64/sysreg: Add SYS_FIELD_GET() helper Mark Brown
2022-06-22 17:43 ` [PATCH v5 05/27] arm64/sysreg: Standardise naming for CTR_EL0 fields Mark Brown
2022-06-22 17:43 ` Mark Brown [this message]
2022-06-22 17:43 ` [PATCH v5 07/27] arm64/mte: Standardise GMID field name definitions Mark Brown
2022-06-22 17:43 ` [PATCH v5 08/27] arm64/sysreg: Align pointer auth enumeration defines with architecture Mark Brown
2022-06-22 17:43 ` [PATCH v5 09/27] arm64/sysreg: Make BHB clear feature defines match the architecture Mark Brown
2022-06-22 17:43 ` [PATCH v5 10/27] arm64/sysreg: Standardise naming for WFxT defines Mark Brown
2022-06-22 17:44 ` [PATCH v5 11/27] arm64/sysreg: Standardise naming for ID_AA64SMFR0_EL1 enums Mark Brown
2022-06-22 17:44 ` [PATCH v5 12/27] arm64/sysreg: Standardise naming for ID_AA64ZFR0_EL1 fields Mark Brown
2022-06-22 17:44 ` [PATCH v5 13/27] arm64/sysreg: Remove defines for RPRES enumeration Mark Brown
2022-06-22 17:44 ` [PATCH v5 14/27] arm64/sysreg: Add _EL1 into ID_AA64ISAR1_EL1 definition names Mark Brown
2022-06-22 17:44 ` [PATCH v5 15/27] arm64/sysreg: Add _EL1 into ID_AA64ISAR2_EL1 " Mark Brown
2022-06-22 17:44 ` [PATCH v5 16/27] arm64/sysreg: Convert CTR_EL0 to automatic generation Mark Brown
2022-06-22 17:44 ` [PATCH v5 17/27] arm64/sysreg: Convert DCZID_EL0 " Mark Brown
2022-06-22 17:44 ` [PATCH v5 18/27] arm64/sysreg: Convert GMID " Mark Brown
2022-06-22 17:44 ` [PATCH v5 19/27] arm64/sysreg: Convert ID_AA64ISAR1_EL1 " Mark Brown
2022-06-22 17:44 ` [PATCH v5 20/27] arm64/sysreg: Convert ID_AA64ISAR2_EL1 " Mark Brown
2022-06-22 17:44 ` [PATCH v5 21/27] arm64/sysreg: Convert LORSA_EL1 " Mark Brown
2022-06-22 17:44 ` [PATCH v5 22/27] arm64/sysreg: Convert LOREA_EL1 " Mark Brown
2022-06-22 17:44 ` [PATCH v5 23/27] arm64/sysreg: Convert LORN_EL1 " Mark Brown
2022-06-22 17:44 ` [PATCH v5 24/27] arm64/sysreg: Convert LORC_EL1 " Mark Brown
2022-06-22 17:44 ` [PATCH v5 25/27] arm64/sysreg: Convert LORID_EL1 " Mark Brown
2022-06-22 17:44 ` [PATCH v5 26/27] arm64/sysreg: Convert ID_AA64SMFR0_EL1 " Mark Brown
2022-06-22 17:44 ` [PATCH v5 27/27] arm64/sysreg: Convert ID_AA64ZFR0_EL1 " Mark Brown

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20220622174416.1406282-7-broonie@kernel.org \
    --to=broonie@kernel.org \
    --cc=catalin.marinas@arm.com \
    --cc=joey.gouly@arm.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=mark.rutland@arm.com \
    --cc=will@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.