From: kernel test robot <lkp@intel.com> To: Md Sadre Alam <quic_mdalam@quicinc.com>, andersson@kernel.org, konrad.dybcio@linaro.org, broonie@kernel.org, robh@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, miquel.raynal@bootlin.com, richard@nod.at, vigneshr@ti.com, manivannan.sadhasivam@linaro.org, linux-arm-msm@vger.kernel.org, linux-spi@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mtd@lists.infradead.org Cc: llvm@lists.linux.dev, oe-kbuild-all@lists.linux.dev, quic_srichara@quicinc.com, quic_varada@quicinc.com, quic_mdalam@quicinc.com Subject: Re: [PATCH 3/5] spi: spi-qpic: Add qpic spi nand driver support Date: Sun, 18 Feb 2024 02:41:42 +0800 [thread overview] Message-ID: <202402180238.NhuqK3LQ-lkp@intel.com> (raw) In-Reply-To: <20240215134856.1313239-4-quic_mdalam@quicinc.com> Hi Md, kernel test robot noticed the following build warnings: [auto build test WARNING on next-20240215] [also build test WARNING on linus/master v6.8-rc4] [cannot apply to mtd/nand/next broonie-spi/for-next robh/for-next v6.8-rc4 v6.8-rc3 v6.8-rc2] [If your patch is applied to the wrong git tree, kindly drop us a note. And when submitting patch, we suggest to use '--base' as documented in https://git-scm.com/docs/git-format-patch#_base_tree_information] url: https://github.com/intel-lab-lkp/linux/commits/Md-Sadre-Alam/spi-dt-bindings-add-binding-doc-for-spi-qpic-snand/20240215-215348 base: next-20240215 patch link: https://lore.kernel.org/r/20240215134856.1313239-4-quic_mdalam%40quicinc.com patch subject: [PATCH 3/5] spi: spi-qpic: Add qpic spi nand driver support config: arm-defconfig (https://download.01.org/0day-ci/archive/20240218/202402180238.NhuqK3LQ-lkp@intel.com/config) compiler: clang version 14.0.6 (https://github.com/llvm/llvm-project.git f28c006a5895fc0e329fe15fead81e37457cb1d1) reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20240218/202402180238.NhuqK3LQ-lkp@intel.com/reproduce) If you fix the issue in a separate patch/commit (i.e. not just a new version of the same patch/commit), kindly add following tags | Reported-by: kernel test robot <lkp@intel.com> | Closes: https://lore.kernel.org/oe-kbuild-all/202402180238.NhuqK3LQ-lkp@intel.com/ All warnings (new ones prefixed by >>): >> drivers/spi/spi-qpic-snand.c:161:7: warning: variable 'ecc_user' set but not used [-Wunused-but-set-variable] bool ecc_user = false; ^ >> drivers/spi/spi-qpic-snand.c:160:35: warning: variable 'desired_correction' set but not used [-Wunused-but-set-variable] int step_size = 0, strength = 0, desired_correction = 0, steps; ^ >> drivers/spi/spi-qpic-snand.c:399:6: warning: variable 'oob_buf' set but not used [-Wunused-but-set-variable] u8 *oob_buf; ^ >> drivers/spi/spi-qpic-snand.c:452:30: warning: variable 'erased' set but not used [-Wunused-but-set-variable] bool serial_op_err = false, erased; ^ drivers/spi/spi-qpic-snand.c:682:16: error: assigning to 'u8 *' (aka 'unsigned char *') from 'const void *const' discards qualifiers [-Werror,-Wincompatible-pointer-types-discards-qualifiers] snandc->wbuf = op->data.buf.out; ^ ~~~~~~~~~~~~~~~~ 4 warnings and 1 error generated. vim +/ecc_user +161 drivers/spi/spi-qpic-snand.c 152 153 static int qpic_snand_ecc_init_ctx_pipelined(struct nand_device *nand) 154 { 155 struct qcom_nand_controller *snandc = nand_to_qcom_snand(nand); 156 struct nand_ecc_props *conf = &nand->ecc.ctx.conf; 157 struct nand_ecc_props *reqs = &nand->ecc.requirements; 158 struct nand_ecc_props *user = &nand->ecc.user_conf; 159 struct mtd_info *mtd = nanddev_to_mtd(nand); > 160 int step_size = 0, strength = 0, desired_correction = 0, steps; > 161 bool ecc_user = false; 162 int cwperpage, bad_block_byte; 163 struct qpic_ecc *ecc_cfg; 164 165 cwperpage = mtd->writesize / NANDC_STEP_SIZE; 166 167 ecc_cfg = kzalloc(sizeof(*ecc_cfg), GFP_KERNEL); 168 if (!ecc_cfg) 169 return -ENOMEM; 170 171 nand->ecc.ctx.priv = ecc_cfg; 172 173 if (user->step_size && user->strength) { 174 step_size = user->step_size; 175 strength = user->strength; 176 ecc_user = true; 177 } else if (reqs->step_size && reqs->strength) { 178 step_size = reqs->step_size; 179 strength = reqs->strength; 180 } 181 182 if (step_size && strength) { 183 steps = mtd->writesize / step_size; 184 desired_correction = steps * strength; 185 } 186 187 ecc_cfg->ecc_bytes_hw = 7; 188 ecc_cfg->spare_bytes = 4; 189 ecc_cfg->bbm_size = 1; 190 ecc_cfg->bch_enabled = true; 191 ecc_cfg->bytes = ecc_cfg->ecc_bytes_hw + ecc_cfg->spare_bytes + ecc_cfg->bbm_size; 192 193 ecc_cfg->steps = 4; 194 ecc_cfg->strength = 4; 195 ecc_cfg->step_size = 512; 196 197 mtd_set_ooblayout(mtd, &qcom_snand_ooblayout); 198 199 ecc_cfg->cw_data = 516; 200 ecc_cfg->cw_size = ecc_cfg->cw_data + ecc_cfg->bytes; 201 bad_block_byte = mtd->writesize - ecc_cfg->cw_size * (cwperpage - 1) + 1; 202 203 ecc_cfg->cfg0 = (cwperpage - 1) << CW_PER_PAGE 204 | ecc_cfg->cw_data << UD_SIZE_BYTES 205 | 1 << DISABLE_STATUS_AFTER_WRITE 206 | 3 << NUM_ADDR_CYCLES 207 | ecc_cfg->ecc_bytes_hw << ECC_PARITY_SIZE_BYTES_RS 208 | 0 << STATUS_BFR_READ 209 | 1 << SET_RD_MODE_AFTER_STATUS 210 | ecc_cfg->spare_bytes << SPARE_SIZE_BYTES; 211 212 ecc_cfg->cfg1 = 0 << NAND_RECOVERY_CYCLES 213 | 0 << CS_ACTIVE_BSY 214 | bad_block_byte << BAD_BLOCK_BYTE_NUM 215 | 0 << BAD_BLOCK_IN_SPARE_AREA 216 | 20 << WR_RD_BSY_GAP 217 | 0 << WIDE_FLASH 218 | ecc_cfg->bch_enabled << ENABLE_BCH_ECC; 219 220 ecc_cfg->cfg0_raw = (cwperpage - 1) << CW_PER_PAGE 221 | ecc_cfg->cw_size << UD_SIZE_BYTES 222 | 3 << NUM_ADDR_CYCLES 223 | 0 << SPARE_SIZE_BYTES; 224 225 ecc_cfg->cfg1_raw = 0 << NAND_RECOVERY_CYCLES 226 | 0 << CS_ACTIVE_BSY 227 | 17 << BAD_BLOCK_BYTE_NUM 228 | 1 << BAD_BLOCK_IN_SPARE_AREA 229 | 20 << WR_RD_BSY_GAP 230 | 0 << WIDE_FLASH 231 | 1 << DEV0_CFG1_ECC_DISABLE; 232 233 ecc_cfg->ecc_bch_cfg = !ecc_cfg->bch_enabled << ECC_CFG_ECC_DISABLE 234 | 0 << ECC_SW_RESET 235 | ecc_cfg->cw_data << ECC_NUM_DATA_BYTES 236 | 1 << ECC_FORCE_CLK_OPEN 237 | 0 << ECC_MODE 238 | ecc_cfg->ecc_bytes_hw << ECC_PARITY_SIZE_BYTES_BCH; 239 240 ecc_cfg->ecc_buf_cfg = 0x203 << NUM_STEPS; 241 ecc_cfg->clrflashstatus = FS_READY_BSY_N; 242 ecc_cfg->clrreadstatus = 0xc0; 243 244 conf->step_size = ecc_cfg->step_size; 245 conf->strength = ecc_cfg->strength; 246 247 if (ecc_cfg->strength < strength) 248 dev_warn(snandc->dev, "Unable to fulfill ECC requirements of %u bits.\n", strength); 249 250 dev_info(snandc->dev, "ECC strength: %u bits per %u bytes\n", 251 ecc_cfg->strength, ecc_cfg->step_size); 252 253 return 0; 254 } 255 -- 0-DAY CI Kernel Test Service https://github.com/intel/lkp-tests/wiki ______________________________________________________ Linux MTD discussion mailing list http://lists.infradead.org/mailman/listinfo/linux-mtd/
WARNING: multiple messages have this Message-ID (diff)
From: kernel test robot <lkp@intel.com> To: Md Sadre Alam <quic_mdalam@quicinc.com>, andersson@kernel.org, konrad.dybcio@linaro.org, broonie@kernel.org, robh@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, miquel.raynal@bootlin.com, richard@nod.at, vigneshr@ti.com, manivannan.sadhasivam@linaro.org, linux-arm-msm@vger.kernel.org, linux-spi@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mtd@lists.infradead.org Cc: llvm@lists.linux.dev, oe-kbuild-all@lists.linux.dev, quic_srichara@quicinc.com, quic_varada@quicinc.com, quic_mdalam@quicinc.com Subject: Re: [PATCH 3/5] spi: spi-qpic: Add qpic spi nand driver support Date: Sun, 18 Feb 2024 02:41:42 +0800 [thread overview] Message-ID: <202402180238.NhuqK3LQ-lkp@intel.com> (raw) In-Reply-To: <20240215134856.1313239-4-quic_mdalam@quicinc.com> Hi Md, kernel test robot noticed the following build warnings: [auto build test WARNING on next-20240215] [also build test WARNING on linus/master v6.8-rc4] [cannot apply to mtd/nand/next broonie-spi/for-next robh/for-next v6.8-rc4 v6.8-rc3 v6.8-rc2] [If your patch is applied to the wrong git tree, kindly drop us a note. And when submitting patch, we suggest to use '--base' as documented in https://git-scm.com/docs/git-format-patch#_base_tree_information] url: https://github.com/intel-lab-lkp/linux/commits/Md-Sadre-Alam/spi-dt-bindings-add-binding-doc-for-spi-qpic-snand/20240215-215348 base: next-20240215 patch link: https://lore.kernel.org/r/20240215134856.1313239-4-quic_mdalam%40quicinc.com patch subject: [PATCH 3/5] spi: spi-qpic: Add qpic spi nand driver support config: arm-defconfig (https://download.01.org/0day-ci/archive/20240218/202402180238.NhuqK3LQ-lkp@intel.com/config) compiler: clang version 14.0.6 (https://github.com/llvm/llvm-project.git f28c006a5895fc0e329fe15fead81e37457cb1d1) reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20240218/202402180238.NhuqK3LQ-lkp@intel.com/reproduce) If you fix the issue in a separate patch/commit (i.e. not just a new version of the same patch/commit), kindly add following tags | Reported-by: kernel test robot <lkp@intel.com> | Closes: https://lore.kernel.org/oe-kbuild-all/202402180238.NhuqK3LQ-lkp@intel.com/ All warnings (new ones prefixed by >>): >> drivers/spi/spi-qpic-snand.c:161:7: warning: variable 'ecc_user' set but not used [-Wunused-but-set-variable] bool ecc_user = false; ^ >> drivers/spi/spi-qpic-snand.c:160:35: warning: variable 'desired_correction' set but not used [-Wunused-but-set-variable] int step_size = 0, strength = 0, desired_correction = 0, steps; ^ >> drivers/spi/spi-qpic-snand.c:399:6: warning: variable 'oob_buf' set but not used [-Wunused-but-set-variable] u8 *oob_buf; ^ >> drivers/spi/spi-qpic-snand.c:452:30: warning: variable 'erased' set but not used [-Wunused-but-set-variable] bool serial_op_err = false, erased; ^ drivers/spi/spi-qpic-snand.c:682:16: error: assigning to 'u8 *' (aka 'unsigned char *') from 'const void *const' discards qualifiers [-Werror,-Wincompatible-pointer-types-discards-qualifiers] snandc->wbuf = op->data.buf.out; ^ ~~~~~~~~~~~~~~~~ 4 warnings and 1 error generated. vim +/ecc_user +161 drivers/spi/spi-qpic-snand.c 152 153 static int qpic_snand_ecc_init_ctx_pipelined(struct nand_device *nand) 154 { 155 struct qcom_nand_controller *snandc = nand_to_qcom_snand(nand); 156 struct nand_ecc_props *conf = &nand->ecc.ctx.conf; 157 struct nand_ecc_props *reqs = &nand->ecc.requirements; 158 struct nand_ecc_props *user = &nand->ecc.user_conf; 159 struct mtd_info *mtd = nanddev_to_mtd(nand); > 160 int step_size = 0, strength = 0, desired_correction = 0, steps; > 161 bool ecc_user = false; 162 int cwperpage, bad_block_byte; 163 struct qpic_ecc *ecc_cfg; 164 165 cwperpage = mtd->writesize / NANDC_STEP_SIZE; 166 167 ecc_cfg = kzalloc(sizeof(*ecc_cfg), GFP_KERNEL); 168 if (!ecc_cfg) 169 return -ENOMEM; 170 171 nand->ecc.ctx.priv = ecc_cfg; 172 173 if (user->step_size && user->strength) { 174 step_size = user->step_size; 175 strength = user->strength; 176 ecc_user = true; 177 } else if (reqs->step_size && reqs->strength) { 178 step_size = reqs->step_size; 179 strength = reqs->strength; 180 } 181 182 if (step_size && strength) { 183 steps = mtd->writesize / step_size; 184 desired_correction = steps * strength; 185 } 186 187 ecc_cfg->ecc_bytes_hw = 7; 188 ecc_cfg->spare_bytes = 4; 189 ecc_cfg->bbm_size = 1; 190 ecc_cfg->bch_enabled = true; 191 ecc_cfg->bytes = ecc_cfg->ecc_bytes_hw + ecc_cfg->spare_bytes + ecc_cfg->bbm_size; 192 193 ecc_cfg->steps = 4; 194 ecc_cfg->strength = 4; 195 ecc_cfg->step_size = 512; 196 197 mtd_set_ooblayout(mtd, &qcom_snand_ooblayout); 198 199 ecc_cfg->cw_data = 516; 200 ecc_cfg->cw_size = ecc_cfg->cw_data + ecc_cfg->bytes; 201 bad_block_byte = mtd->writesize - ecc_cfg->cw_size * (cwperpage - 1) + 1; 202 203 ecc_cfg->cfg0 = (cwperpage - 1) << CW_PER_PAGE 204 | ecc_cfg->cw_data << UD_SIZE_BYTES 205 | 1 << DISABLE_STATUS_AFTER_WRITE 206 | 3 << NUM_ADDR_CYCLES 207 | ecc_cfg->ecc_bytes_hw << ECC_PARITY_SIZE_BYTES_RS 208 | 0 << STATUS_BFR_READ 209 | 1 << SET_RD_MODE_AFTER_STATUS 210 | ecc_cfg->spare_bytes << SPARE_SIZE_BYTES; 211 212 ecc_cfg->cfg1 = 0 << NAND_RECOVERY_CYCLES 213 | 0 << CS_ACTIVE_BSY 214 | bad_block_byte << BAD_BLOCK_BYTE_NUM 215 | 0 << BAD_BLOCK_IN_SPARE_AREA 216 | 20 << WR_RD_BSY_GAP 217 | 0 << WIDE_FLASH 218 | ecc_cfg->bch_enabled << ENABLE_BCH_ECC; 219 220 ecc_cfg->cfg0_raw = (cwperpage - 1) << CW_PER_PAGE 221 | ecc_cfg->cw_size << UD_SIZE_BYTES 222 | 3 << NUM_ADDR_CYCLES 223 | 0 << SPARE_SIZE_BYTES; 224 225 ecc_cfg->cfg1_raw = 0 << NAND_RECOVERY_CYCLES 226 | 0 << CS_ACTIVE_BSY 227 | 17 << BAD_BLOCK_BYTE_NUM 228 | 1 << BAD_BLOCK_IN_SPARE_AREA 229 | 20 << WR_RD_BSY_GAP 230 | 0 << WIDE_FLASH 231 | 1 << DEV0_CFG1_ECC_DISABLE; 232 233 ecc_cfg->ecc_bch_cfg = !ecc_cfg->bch_enabled << ECC_CFG_ECC_DISABLE 234 | 0 << ECC_SW_RESET 235 | ecc_cfg->cw_data << ECC_NUM_DATA_BYTES 236 | 1 << ECC_FORCE_CLK_OPEN 237 | 0 << ECC_MODE 238 | ecc_cfg->ecc_bytes_hw << ECC_PARITY_SIZE_BYTES_BCH; 239 240 ecc_cfg->ecc_buf_cfg = 0x203 << NUM_STEPS; 241 ecc_cfg->clrflashstatus = FS_READY_BSY_N; 242 ecc_cfg->clrreadstatus = 0xc0; 243 244 conf->step_size = ecc_cfg->step_size; 245 conf->strength = ecc_cfg->strength; 246 247 if (ecc_cfg->strength < strength) 248 dev_warn(snandc->dev, "Unable to fulfill ECC requirements of %u bits.\n", strength); 249 250 dev_info(snandc->dev, "ECC strength: %u bits per %u bytes\n", 251 ecc_cfg->strength, ecc_cfg->step_size); 252 253 return 0; 254 } 255 -- 0-DAY CI Kernel Test Service https://github.com/intel/lkp-tests/wiki
next prev parent reply other threads:[~2024-02-17 18:42 UTC|newest] Thread overview: 92+ messages / expand[flat|nested] mbox.gz Atom feed top 2024-02-15 13:48 [PATCH 0/5] Add QPIC SPI NAND driver Md Sadre Alam 2024-02-15 13:48 ` Md Sadre Alam 2024-02-15 13:48 ` [PATCH 1/5] spi: dt-bindings: add binding doc for spi-qpic-snand Md Sadre Alam 2024-02-15 13:48 ` Md Sadre Alam 2024-02-15 14:22 ` Mark Brown 2024-02-15 14:22 ` Mark Brown 2024-02-20 12:05 ` Md Sadre Alam 2024-02-20 12:05 ` Md Sadre Alam 2024-02-15 14:24 ` Conor Dooley 2024-02-15 14:24 ` Conor Dooley 2024-02-20 12:06 ` Md Sadre Alam 2024-02-20 12:06 ` Md Sadre Alam 2024-02-15 19:02 ` Krzysztof Kozlowski 2024-02-15 19:02 ` Krzysztof Kozlowski 2024-02-20 12:28 ` Md Sadre Alam 2024-02-20 12:28 ` Md Sadre Alam 2024-02-15 13:48 ` [PATCH 2/5] drivers: mtd: nand: Add qpic_common API file Md Sadre Alam 2024-02-15 13:48 ` Md Sadre Alam 2024-02-15 15:00 ` Dmitry Baryshkov 2024-02-15 15:00 ` Dmitry Baryshkov 2024-02-20 15:59 ` Md Sadre Alam 2024-02-20 15:59 ` Md Sadre Alam 2024-02-20 16:07 ` Dmitry Baryshkov 2024-02-20 16:07 ` Dmitry Baryshkov 2024-02-21 10:38 ` Md Sadre Alam 2024-02-21 10:38 ` Md Sadre Alam 2024-02-15 17:55 ` Konrad Dybcio 2024-02-15 17:55 ` Konrad Dybcio 2024-02-20 12:21 ` Md Sadre Alam 2024-02-20 12:21 ` Md Sadre Alam 2024-02-16 15:29 ` Kathiravan Thirumoorthy 2024-02-16 15:29 ` Kathiravan Thirumoorthy 2024-02-20 12:30 ` Md Sadre Alam 2024-02-20 12:30 ` Md Sadre Alam 2024-02-15 13:48 ` [PATCH 3/5] spi: spi-qpic: Add qpic spi nand driver support Md Sadre Alam 2024-02-15 13:48 ` Md Sadre Alam 2024-02-15 14:14 ` Mark Brown 2024-02-15 14:14 ` Mark Brown 2024-02-20 11:54 ` Md Sadre Alam 2024-02-20 11:54 ` Md Sadre Alam 2024-02-20 16:04 ` Mark Brown 2024-02-20 16:04 ` Mark Brown 2024-02-21 10:36 ` Md Sadre Alam 2024-02-21 10:36 ` Md Sadre Alam 2024-02-15 17:57 ` Konrad Dybcio 2024-02-15 17:57 ` Konrad Dybcio 2024-02-20 12:14 ` Md Sadre Alam 2024-02-20 12:14 ` Md Sadre Alam 2024-03-06 6:01 ` Md Sadre Alam 2024-03-06 6:01 ` Md Sadre Alam 2024-03-06 16:27 ` Konrad Dybcio 2024-03-06 16:27 ` Konrad Dybcio 2024-03-07 4:10 ` Md Sadre Alam 2024-03-07 4:10 ` Md Sadre Alam 2024-02-17 13:48 ` kernel test robot 2024-02-17 13:48 ` kernel test robot 2024-02-17 18:41 ` kernel test robot [this message] 2024-02-17 18:41 ` kernel test robot 2024-02-18 8:14 ` kernel test robot 2024-02-18 8:14 ` kernel test robot 2024-02-15 13:48 ` [PATCH 4/5] arm64: dts: qcom: ipq9574: Add SPI nand support Md Sadre Alam 2024-02-15 13:48 ` Md Sadre Alam 2024-02-16 15:40 ` Kathiravan Thirumoorthy 2024-02-16 15:40 ` Kathiravan Thirumoorthy 2024-02-20 12:31 ` Md Sadre Alam 2024-02-20 12:31 ` Md Sadre Alam 2024-02-15 13:48 ` [PATCH 5/5] arm64: dts: qcom: ipq9574: Disable eMMC node Md Sadre Alam 2024-02-15 13:48 ` Md Sadre Alam 2024-02-15 15:00 ` Dmitry Baryshkov 2024-02-15 15:00 ` Dmitry Baryshkov 2024-02-15 17:58 ` Konrad Dybcio 2024-02-15 17:58 ` Konrad Dybcio 2024-02-20 12:16 ` Md Sadre Alam 2024-02-20 12:16 ` Md Sadre Alam 2024-02-20 12:12 ` Md Sadre Alam 2024-02-20 12:12 ` Md Sadre Alam 2024-02-16 15:43 ` Kathiravan Thirumoorthy 2024-02-16 15:43 ` Kathiravan Thirumoorthy 2024-02-20 12:33 ` Md Sadre Alam 2024-02-20 12:33 ` Md Sadre Alam 2024-02-19 13:04 ` [PATCH 0/5] Add QPIC SPI NAND driver Manivannan Sadhasivam 2024-02-19 13:04 ` Manivannan Sadhasivam 2024-02-20 11:32 ` Md Sadre Alam 2024-02-20 11:32 ` Md Sadre Alam 2024-02-20 11:36 ` Krzysztof Kozlowski 2024-02-20 11:36 ` Krzysztof Kozlowski 2024-02-21 10:34 ` Md Sadre Alam 2024-02-21 10:34 ` Md Sadre Alam 2024-02-21 11:01 ` Krzysztof Kozlowski 2024-02-21 11:01 ` Krzysztof Kozlowski 2024-02-21 11:08 ` Md Sadre Alam 2024-02-21 11:08 ` Md Sadre Alam
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=202402180238.NhuqK3LQ-lkp@intel.com \ --to=lkp@intel.com \ --cc=andersson@kernel.org \ --cc=broonie@kernel.org \ --cc=conor+dt@kernel.org \ --cc=devicetree@vger.kernel.org \ --cc=konrad.dybcio@linaro.org \ --cc=krzysztof.kozlowski+dt@linaro.org \ --cc=linux-arm-msm@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-mtd@lists.infradead.org \ --cc=linux-spi@vger.kernel.org \ --cc=llvm@lists.linux.dev \ --cc=manivannan.sadhasivam@linaro.org \ --cc=miquel.raynal@bootlin.com \ --cc=oe-kbuild-all@lists.linux.dev \ --cc=quic_mdalam@quicinc.com \ --cc=quic_srichara@quicinc.com \ --cc=quic_varada@quicinc.com \ --cc=richard@nod.at \ --cc=robh@kernel.org \ --cc=vigneshr@ti.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.