All of lore.kernel.org
 help / color / mirror / Atom feed
From: "Philippe Mathieu-Daudé" <philmd@redhat.com>
To: Li Qiang <liq3ea@gmail.com>
Cc: "Stefano Stabellini" <sstabellini@kernel.org>,
	xen-devel@lists.xenproject.org, "Paul Durrant" <paul@xen.org>,
	"Michael S. Tsirkin" <mst@redhat.com>,
	"Qemu Developers" <qemu-devel@nongnu.org>,
	"Eduardo Habkost" <ehabkost@redhat.com>,
	"Hervé Poussineau" <hpoussin@reactos.org>,
	"Aleksandar Markovic" <amarkovic@wavecomp.com>,
	"Igor Mammedov" <imammedo@redhat.com>,
	"Anthony Perard" <anthony.perard@citrix.com>,
	"Paolo Bonzini" <pbonzini@redhat.com>,
	"Aleksandar Rikalo" <aleksandar.rikalo@rt-rk.com>,
	"Aurelien Jarno" <aurelien@aurel32.net>,
	"Richard Henderson" <rth@twiddle.net>
Subject: Re: [PATCH v2 02/20] piix4: Add the Reset Control Register
Date: Mon, 21 Oct 2019 10:37:38 +0200	[thread overview]
Message-ID: <3235e49f-fdd6-5e5c-f60b-44538ff05d76@redhat.com> (raw)
In-Reply-To: <CAKXe6SKQGYj+N04An+t5sP4jVkpEpmmGGfpZxb5VAV+w3owsBw@mail.gmail.com>

On 10/21/19 3:25 AM, Li Qiang wrote:
> 
> 
> Philippe Mathieu-Daudé <philmd@redhat.com <mailto:philmd@redhat.com>> 于 
> 2019年10月18日周五 下午9:50写道:
> 
>     From: Hervé Poussineau <hpoussin@reactos.org
>     <mailto:hpoussin@reactos.org>>
> 
>     The RCR I/O port (0xcf9) is used to generate a hard reset or a soft
>     reset.
> 
>     Acked-by: Michael S. Tsirkin <mst@redhat.com <mailto:mst@redhat.com>>
>     Acked-by: Paolo Bonzini <pbonzini@redhat.com
>     <mailto:pbonzini@redhat.com>>
>     Signed-off-by: Hervé Poussineau <hpoussin@reactos.org
>     <mailto:hpoussin@reactos.org>>
>     Message-Id: <20171216090228.28505-7-hpoussin@reactos.org
>     <mailto:20171216090228.28505-7-hpoussin@reactos.org>>
>     Reviewed-by: Aleksandar Markovic <amarkovic@wavecomp.com
>     <mailto:amarkovic@wavecomp.com>>
>     [PMD: rebased, updated includes]
>     Signed-off-by: Philippe Mathieu-Daudé <philmd@redhat.com
>     <mailto:philmd@redhat.com>>
>     ---
>       hw/isa/piix4.c | 49 ++++++++++++++++++++++++++++++++++++++++++++++---
>       1 file changed, 46 insertions(+), 3 deletions(-)
> 
>     diff --git a/hw/isa/piix4.c b/hw/isa/piix4.c
>     index 890d999abf..d0b18e0586 100644
>     --- a/hw/isa/piix4.c
>     +++ b/hw/isa/piix4.c
>     @@ -2,6 +2,7 @@
>        * QEMU PIIX4 PCI Bridge Emulation
>        *
>        * Copyright (c) 2006 Fabrice Bellard
>     + * Copyright (c) 2018 Hervé Poussineau
>        *
>        * Permission is hereby granted, free of charge, to any person
>     obtaining a copy
>        * of this software and associated documentation files (the
>     "Software"), to deal
>     @@ -28,11 +29,17 @@
>       #include "hw/isa/isa.h"
>       #include "hw/sysbus.h"
>       #include "migration/vmstate.h"
>     +#include "sysemu/reset.h"
>     +#include "sysemu/runstate.h"
> 
>       PCIDevice *piix4_dev;
> 
>       typedef struct PIIX4State {
>           PCIDevice dev;
>     +
>     +    /* Reset Control Register */
>     +    MemoryRegion rcr_mem;
>     +    uint8_t rcr;
>       } PIIX4State;
> 
>       #define TYPE_PIIX4_PCI_DEVICE "PIIX4"
>     @@ -87,15 +94,51 @@ static const VMStateDescription vmstate_piix4 = {
>           }
>       };
> 
>     +static void piix4_rcr_write(void *opaque, hwaddr addr, uint64_t val,
>     +                            unsigned int len)
>     +{
>     +    PIIX4State *s = opaque;
>     +
>     +    if (val & 4) {
>     +        qemu_system_reset_request(SHUTDOWN_CAUSE_GUEST_RESET);
>     +        return;
>     +    }
>     +
>     +    s->rcr = val & 2; /* keep System Reset type only */
>     +}
>     +
>     +static uint64_t piix4_rcr_read(void *opaque, hwaddr addr, unsigned
>     int len)
>     +{
>     +    PIIX4State *s = opaque;
>     +
>     +    return s->rcr;
>     +}
>     +
>     +static const MemoryRegionOps piix4_rcr_ops = {
>     +    .read = piix4_rcr_read,
>     +    .write = piix4_rcr_write,
>     +    .endianness = DEVICE_LITTLE_ENDIAN,
>     +    .impl = {
>     +        .min_access_size = 1,
>     +        .max_access_size = 1,
>     +    },
>     +};
>     +
>       static void piix4_realize(PCIDevice *dev, Error **errp)
>       {
>     -    PIIX4State *d = PIIX4_PCI_DEVICE(dev);
>     +    PIIX4State *s = PIIX4_PCI_DEVICE(dev);
> 
>     -    if (!isa_bus_new(DEVICE(d), pci_address_space(dev),
>     +    if (!isa_bus_new(DEVICE(dev), pci_address_space(dev),
>                            pci_address_space_io(dev), errp)) {
>               return;
>           }
>     -    piix4_dev = &d->dev;
>     +
>     +    memory_region_init_io(&s->rcr_mem, OBJECT(dev), &piix4_rcr_ops, s,
>     +                          "reset-control", 1);
>     +    memory_region_add_subregion_overlap(pci_address_space_io(dev),
>     0xcf9,
> 
> 
> 
> Can we use 'RCR_IOPORT' instead of constant value here? Also don't see 
> this change
> in later patches of this seirals.

Good idea, I missed this one :)

> Anyway
> 
> Reviewed-by: Li Qiang <liq3ea@gmail.com <mailto:liq3ea@gmail.com>>

Thanks!

> 
> Thanks,
> Li Qiang
> 
>     +                                        &s->rcr_mem, 1);
>     +
>     +    piix4_dev = dev;
>       }
> 
>       int piix4_init(PCIBus *bus, ISABus **isa_bus, int devfn)
>     -- 
>     2.21.0
> 
> 


WARNING: multiple messages have this Message-ID (diff)
From: "Philippe Mathieu-Daudé" <philmd@redhat.com>
To: Li Qiang <liq3ea@gmail.com>
Cc: "Stefano Stabellini" <sstabellini@kernel.org>,
	xen-devel@lists.xenproject.org, "Paul Durrant" <paul@xen.org>,
	"Michael S. Tsirkin" <mst@redhat.com>,
	"Qemu Developers" <qemu-devel@nongnu.org>,
	"Eduardo Habkost" <ehabkost@redhat.com>,
	"Hervé Poussineau" <hpoussin@reactos.org>,
	"Aleksandar Markovic" <amarkovic@wavecomp.com>,
	"Igor Mammedov" <imammedo@redhat.com>,
	"Anthony Perard" <anthony.perard@citrix.com>,
	"Paolo Bonzini" <pbonzini@redhat.com>,
	"Aleksandar Rikalo" <aleksandar.rikalo@rt-rk.com>,
	"Aurelien Jarno" <aurelien@aurel32.net>,
	"Richard Henderson" <rth@twiddle.net>
Subject: Re: [Xen-devel] [PATCH v2 02/20] piix4: Add the Reset Control Register
Date: Mon, 21 Oct 2019 10:37:38 +0200	[thread overview]
Message-ID: <3235e49f-fdd6-5e5c-f60b-44538ff05d76@redhat.com> (raw)
In-Reply-To: <CAKXe6SKQGYj+N04An+t5sP4jVkpEpmmGGfpZxb5VAV+w3owsBw@mail.gmail.com>

On 10/21/19 3:25 AM, Li Qiang wrote:
> 
> 
> Philippe Mathieu-Daudé <philmd@redhat.com <mailto:philmd@redhat.com>> 于 
> 2019年10月18日周五 下午9:50写道:
> 
>     From: Hervé Poussineau <hpoussin@reactos.org
>     <mailto:hpoussin@reactos.org>>
> 
>     The RCR I/O port (0xcf9) is used to generate a hard reset or a soft
>     reset.
> 
>     Acked-by: Michael S. Tsirkin <mst@redhat.com <mailto:mst@redhat.com>>
>     Acked-by: Paolo Bonzini <pbonzini@redhat.com
>     <mailto:pbonzini@redhat.com>>
>     Signed-off-by: Hervé Poussineau <hpoussin@reactos.org
>     <mailto:hpoussin@reactos.org>>
>     Message-Id: <20171216090228.28505-7-hpoussin@reactos.org
>     <mailto:20171216090228.28505-7-hpoussin@reactos.org>>
>     Reviewed-by: Aleksandar Markovic <amarkovic@wavecomp.com
>     <mailto:amarkovic@wavecomp.com>>
>     [PMD: rebased, updated includes]
>     Signed-off-by: Philippe Mathieu-Daudé <philmd@redhat.com
>     <mailto:philmd@redhat.com>>
>     ---
>       hw/isa/piix4.c | 49 ++++++++++++++++++++++++++++++++++++++++++++++---
>       1 file changed, 46 insertions(+), 3 deletions(-)
> 
>     diff --git a/hw/isa/piix4.c b/hw/isa/piix4.c
>     index 890d999abf..d0b18e0586 100644
>     --- a/hw/isa/piix4.c
>     +++ b/hw/isa/piix4.c
>     @@ -2,6 +2,7 @@
>        * QEMU PIIX4 PCI Bridge Emulation
>        *
>        * Copyright (c) 2006 Fabrice Bellard
>     + * Copyright (c) 2018 Hervé Poussineau
>        *
>        * Permission is hereby granted, free of charge, to any person
>     obtaining a copy
>        * of this software and associated documentation files (the
>     "Software"), to deal
>     @@ -28,11 +29,17 @@
>       #include "hw/isa/isa.h"
>       #include "hw/sysbus.h"
>       #include "migration/vmstate.h"
>     +#include "sysemu/reset.h"
>     +#include "sysemu/runstate.h"
> 
>       PCIDevice *piix4_dev;
> 
>       typedef struct PIIX4State {
>           PCIDevice dev;
>     +
>     +    /* Reset Control Register */
>     +    MemoryRegion rcr_mem;
>     +    uint8_t rcr;
>       } PIIX4State;
> 
>       #define TYPE_PIIX4_PCI_DEVICE "PIIX4"
>     @@ -87,15 +94,51 @@ static const VMStateDescription vmstate_piix4 = {
>           }
>       };
> 
>     +static void piix4_rcr_write(void *opaque, hwaddr addr, uint64_t val,
>     +                            unsigned int len)
>     +{
>     +    PIIX4State *s = opaque;
>     +
>     +    if (val & 4) {
>     +        qemu_system_reset_request(SHUTDOWN_CAUSE_GUEST_RESET);
>     +        return;
>     +    }
>     +
>     +    s->rcr = val & 2; /* keep System Reset type only */
>     +}
>     +
>     +static uint64_t piix4_rcr_read(void *opaque, hwaddr addr, unsigned
>     int len)
>     +{
>     +    PIIX4State *s = opaque;
>     +
>     +    return s->rcr;
>     +}
>     +
>     +static const MemoryRegionOps piix4_rcr_ops = {
>     +    .read = piix4_rcr_read,
>     +    .write = piix4_rcr_write,
>     +    .endianness = DEVICE_LITTLE_ENDIAN,
>     +    .impl = {
>     +        .min_access_size = 1,
>     +        .max_access_size = 1,
>     +    },
>     +};
>     +
>       static void piix4_realize(PCIDevice *dev, Error **errp)
>       {
>     -    PIIX4State *d = PIIX4_PCI_DEVICE(dev);
>     +    PIIX4State *s = PIIX4_PCI_DEVICE(dev);
> 
>     -    if (!isa_bus_new(DEVICE(d), pci_address_space(dev),
>     +    if (!isa_bus_new(DEVICE(dev), pci_address_space(dev),
>                            pci_address_space_io(dev), errp)) {
>               return;
>           }
>     -    piix4_dev = &d->dev;
>     +
>     +    memory_region_init_io(&s->rcr_mem, OBJECT(dev), &piix4_rcr_ops, s,
>     +                          "reset-control", 1);
>     +    memory_region_add_subregion_overlap(pci_address_space_io(dev),
>     0xcf9,
> 
> 
> 
> Can we use 'RCR_IOPORT' instead of constant value here? Also don't see 
> this change
> in later patches of this seirals.

Good idea, I missed this one :)

> Anyway
> 
> Reviewed-by: Li Qiang <liq3ea@gmail.com <mailto:liq3ea@gmail.com>>

Thanks!

> 
> Thanks,
> Li Qiang
> 
>     +                                        &s->rcr_mem, 1);
>     +
>     +    piix4_dev = dev;
>       }
> 
>       int piix4_init(PCIBus *bus, ISABus **isa_bus, int devfn)
>     -- 
>     2.21.0
> 
> 

_______________________________________________
Xen-devel mailing list
Xen-devel@lists.xenproject.org
https://lists.xenproject.org/mailman/listinfo/xen-devel

  reply	other threads:[~2019-10-21  8:38 UTC|newest]

Thread overview: 106+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-10-18 13:47 [PATCH v2 00/20] hw/i386/pc: Split PIIX3 southbridge from i440FX northbridge Philippe Mathieu-Daudé
2019-10-18 13:47 ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-18 13:47 ` [PATCH v2 01/20] MAINTAINERS: Keep PIIX4 South Bridge separate from PC Chipsets Philippe Mathieu-Daudé
2019-10-18 13:47   ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-21  0:54   ` Li Qiang
2019-10-21  0:54     ` [Xen-devel] " Li Qiang
2019-10-18 13:47 ` [PATCH v2 02/20] piix4: Add the Reset Control Register Philippe Mathieu-Daudé
2019-10-18 13:47   ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-21  1:25   ` Li Qiang
2019-10-21  1:25     ` [Xen-devel] " Li Qiang
2019-10-21  8:37     ` Philippe Mathieu-Daudé [this message]
2019-10-21  8:37       ` Philippe Mathieu-Daudé
2019-10-18 13:47 ` [PATCH v2 03/20] piix4: Add a i8259 Interrupt Controller as specified in datasheet Philippe Mathieu-Daudé
2019-10-18 13:47   ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-21 14:59   ` Li Qiang
2019-10-21 14:59     ` [Xen-devel] " Li Qiang
2019-10-26 14:29     ` Philippe Mathieu-Daudé
2019-10-26 14:29       ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-22  8:44   ` Esteban Bosse
2019-10-22  8:44     ` [Xen-devel] " Esteban Bosse
2019-10-22  9:35     ` Philippe Mathieu-Daudé
2019-10-22  9:35       ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-23 18:53       ` Esteban Bosse
2019-10-23 18:53         ` [Xen-devel] " Esteban Bosse
2019-10-22  8:48   ` Esteban Bosse
2019-10-22  8:48     ` [Xen-devel] " Esteban Bosse
2019-10-22  9:24     ` Philippe Mathieu-Daudé
2019-10-22  9:24       ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-22  9:42     ` Peter Maydell
2019-10-22  9:42       ` [Xen-devel] " Peter Maydell
2019-10-23 18:52       ` Esteban Bosse
2019-10-23 18:52         ` [Xen-devel] " Esteban Bosse
2019-10-22  9:53   ` Aleksandar Markovic
2019-10-22  9:53     ` [Xen-devel] " Aleksandar Markovic
2019-10-22 10:09     ` Philippe Mathieu-Daudé
2019-10-22 10:09       ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-18 13:47 ` [PATCH v2 04/20] Revert "irq: introduce qemu_irq_proxy()" Philippe Mathieu-Daudé
2019-10-18 13:47   ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-21 15:18   ` Li Qiang
2019-10-21 15:18     ` [Xen-devel] " Li Qiang
2019-10-22  8:50   ` Esteban Bosse
2019-10-22  8:50     ` [Xen-devel] " Esteban Bosse
2019-10-18 13:47 ` [PATCH v2 05/20] piix4: Rename PIIX4 object to piix4-isa Philippe Mathieu-Daudé
2019-10-18 13:47   ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-21 15:19   ` Li Qiang
2019-10-21 15:19     ` [Xen-devel] " Li Qiang
2019-10-22  8:57   ` Esteban Bosse
2019-10-22  8:57     ` [Xen-devel] " Esteban Bosse
2019-10-18 13:47 ` [PATCH v2 06/20] piix4: Add a i8257 DMA Controller as specified in datasheet Philippe Mathieu-Daudé
2019-10-18 13:47   ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-21 15:25   ` Li Qiang
2019-10-21 15:25     ` [Xen-devel] " Li Qiang
2019-10-21 15:56     ` Philippe Mathieu-Daudé
2019-10-21 15:56       ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-22  9:01   ` Esteban Bosse
2019-10-22  9:01     ` [Xen-devel] " Esteban Bosse
2019-10-18 13:47 ` [PATCH v2 07/20] piix4: Add a i8254 PIT " Philippe Mathieu-Daudé
2019-10-18 13:47   ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-18 13:47 ` [PATCH v2 08/20] piix4: Add a MC146818 RTC " Philippe Mathieu-Daudé
2019-10-18 13:47   ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-18 13:47 ` [PATCH v2 09/20] hw/mips/mips_malta: Create IDE hard drive array dynamically Philippe Mathieu-Daudé
2019-10-18 13:47   ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-21 15:28   ` Li Qiang
2019-10-21 15:28     ` [Xen-devel] " Li Qiang
2019-10-18 13:47 ` [PATCH v2 10/20] hw/mips/mips_malta: Extract the PIIX4 creation code as piix4_create() Philippe Mathieu-Daudé
2019-10-18 13:47   ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-18 13:47 ` [PATCH v2 11/20] hw/isa/piix4: Move piix4_create() to hw/isa/piix4.c Philippe Mathieu-Daudé
2019-10-18 13:47   ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-18 13:47 ` [PATCH v2 12/20] hw/i386: Remove obsolete LoadStateHandler::load_state_old handlers Philippe Mathieu-Daudé
2019-10-18 13:47   ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-18 13:47 ` [PATCH v2 13/20] hw/pci-host/piix: Extract piix3_create() Philippe Mathieu-Daudé
2019-10-18 13:47   ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-22  9:33   ` Esteban Bosse
2019-10-22  9:33     ` [Xen-devel] " Esteban Bosse
2019-10-18 13:47 ` [PATCH v2 14/20] hw/pci-host/piix: Move RCR_IOPORT register definition Philippe Mathieu-Daudé
2019-10-18 13:47   ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-18 13:47 ` [PATCH v2 15/20] hw/pci-host/piix: Define and use the PIIX IRQ Route Control Registers Philippe Mathieu-Daudé
2019-10-18 13:47   ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-18 13:47 ` [PATCH v2 16/20] hw/pci-host/piix: Move i440FX declarations to hw/pci-host/i440fx.h Philippe Mathieu-Daudé
2019-10-18 13:47   ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-18 13:47 ` [PATCH v2 17/20] hw/pci-host/piix: Fix code style issues Philippe Mathieu-Daudé
2019-10-18 13:47   ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-22  9:39   ` Esteban Bosse
2019-10-22  9:39     ` [Xen-devel] " Esteban Bosse
2019-10-18 13:47 ` [PATCH v2 18/20] hw/pci-host/piix: Extract PIIX3 functions to hw/isa/piix3.c Philippe Mathieu-Daudé
2019-10-18 13:47   ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-18 13:47 ` [PATCH v2 19/20] hw/pci-host: Rename incorrectly named 'piix' as 'i440fx' Philippe Mathieu-Daudé
2019-10-18 13:47   ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-18 13:47 ` [PATCH v2 20/20] hw/pci-host/i440fx: Remove the last PIIX3 traces Philippe Mathieu-Daudé
2019-10-18 13:47   ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-18 17:04   ` Aleksandar Markovic
2019-10-18 17:04     ` [Xen-devel] " Aleksandar Markovic
2019-10-19 15:22     ` Philippe Mathieu-Daudé
2019-10-19 15:22       ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-19 10:50 ` [PATCH v2 00/20] hw/i386/pc: Split PIIX3 southbridge from i440FX northbridge no-reply
2019-10-19 10:50   ` [Xen-devel] " no-reply
2019-10-19 15:15 ` Aleksandar Markovic
2019-10-19 15:15   ` [Xen-devel] " Aleksandar Markovic
2019-10-24 19:55 ` Aleksandar Markovic
2019-10-24 19:55   ` [Xen-devel] " Aleksandar Markovic
2019-10-25 10:51   ` Aleksandar Markovic
2019-10-25 10:51     ` [Xen-devel] " Aleksandar Markovic
2019-10-26 14:39     ` Philippe Mathieu-Daudé
2019-10-26 14:39       ` [Xen-devel] " Philippe Mathieu-Daudé
2019-10-26 15:17       ` Aleksandar Markovic
2019-10-26 15:17         ` [Xen-devel] " Aleksandar Markovic

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=3235e49f-fdd6-5e5c-f60b-44538ff05d76@redhat.com \
    --to=philmd@redhat.com \
    --cc=aleksandar.rikalo@rt-rk.com \
    --cc=amarkovic@wavecomp.com \
    --cc=anthony.perard@citrix.com \
    --cc=aurelien@aurel32.net \
    --cc=ehabkost@redhat.com \
    --cc=hpoussin@reactos.org \
    --cc=imammedo@redhat.com \
    --cc=liq3ea@gmail.com \
    --cc=mst@redhat.com \
    --cc=paul@xen.org \
    --cc=pbonzini@redhat.com \
    --cc=qemu-devel@nongnu.org \
    --cc=rth@twiddle.net \
    --cc=sstabellini@kernel.org \
    --cc=xen-devel@lists.xenproject.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.