From: Wei Xu <xuwei5@hisilicon.com>
To: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>,
<mturquette@baylibre.com>, <sboyd@kernel.org>,
<robh+dt@kernel.org>
Cc: <linux-arm-kernel@lists.infradead.org>,
<devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
<amit.kucheria@linaro.org>, <linux-clk@vger.kernel.org>
Subject: Re: [PATCH 2/4] arm64: dts: hisilicon: Add clock nodes for Hi3670 SoC
Date: Thu, 29 Nov 2018 15:21:51 +0000 [thread overview]
Message-ID: <5C00040F.4080507@hisilicon.com> (raw)
In-Reply-To: <20180921060103.21370-3-manivannan.sadhasivam@linaro.org>
Hi Manivannan,
On 2018/9/21 7:01, Manivannan Sadhasivam wrote:
> Add clock nodes for HiSilicon Hi3670 SoC.
>
> Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Applied to the hisilicon soc dt tree.
Thanks!
Best Regards,
Wei
> ---
> arch/arm64/boot/dts/hisilicon/hi3670.dtsi | 43 +++++++++++++++++++++++
> 1 file changed, 43 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/hisilicon/hi3670.dtsi b/arch/arm64/boot/dts/hisilicon/hi3670.dtsi
> index c90e6f6a34ec..8a0ee4b08886 100644
> --- a/arch/arm64/boot/dts/hisilicon/hi3670.dtsi
> +++ b/arch/arm64/boot/dts/hisilicon/hi3670.dtsi
> @@ -7,6 +7,7 @@
> */
>
> #include <dt-bindings/interrupt-controller/arm-gic.h>
> +#include <dt-bindings/clock/hi3670-clock.h>
>
> / {
> compatible = "hisilicon,hi3670";
> @@ -144,6 +145,48 @@
> #size-cells = <2>;
> ranges;
>
> + crg_ctrl: crg_ctrl@fff35000 {
> + compatible = "hisilicon,hi3670-crgctrl", "syscon";
> + reg = <0x0 0xfff35000 0x0 0x1000>;
> + #clock-cells = <1>;
> + };
> +
> + pctrl: pctrl@e8a09000 {
> + compatible = "hisilicon,hi3670-pctrl", "syscon";
> + reg = <0x0 0xe8a09000 0x0 0x1000>;
> + #clock-cells = <1>;
> + };
> +
> + pmuctrl: crg_ctrl@fff34000 {
> + compatible = "hisilicon,hi3670-pmuctrl", "syscon";
> + reg = <0x0 0xfff34000 0x0 0x1000>;
> + #clock-cells = <1>;
> + };
> +
> + sctrl: sctrl@fff0a000 {
> + compatible = "hisilicon,hi3670-sctrl", "syscon";
> + reg = <0x0 0xfff0a000 0x0 0x1000>;
> + #clock-cells = <1>;
> + };
> +
> + iomcu: iomcu@ffd7e000 {
> + compatible = "hisilicon,hi3670-iomcu", "syscon";
> + reg = <0x0 0xffd7e000 0x0 0x1000>;
> + #clock-cells = <1>;
> + };
> +
> + media1_crg: media1_crgctrl@e87ff000 {
> + compatible = "hisilicon,hi3670-media1-crg", "syscon";
> + reg = <0x0 0xe87ff000 0x0 0x1000>;
> + #clock-cells = <1>;
> + };
> +
> + media2_crg: media2_crgctrl@e8900000 {
> + compatible = "hisilicon,hi3670-media2-crg","syscon";
> + reg = <0x0 0xe8900000 0x0 0x1000>;
> + #clock-cells = <1>;
> + };
> +
> uart6_clk: clk_19_2M {
> compatible = "fixed-clock";
> #clock-cells = <0>;
>
WARNING: multiple messages have this Message-ID (diff)
From: Wei Xu <xuwei5@hisilicon.com>
To: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>,
mturquette@baylibre.com, sboyd@kernel.org, robh+dt@kernel.org
Cc: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, amit.kucheria@linaro.org,
linux-clk@vger.kernel.org
Subject: Re: [PATCH 2/4] arm64: dts: hisilicon: Add clock nodes for Hi3670 SoC
Date: Thu, 29 Nov 2018 15:21:51 +0000 [thread overview]
Message-ID: <5C00040F.4080507@hisilicon.com> (raw)
In-Reply-To: <20180921060103.21370-3-manivannan.sadhasivam@linaro.org>
Hi Manivannan,
On 2018/9/21 7:01, Manivannan Sadhasivam wrote:
> Add clock nodes for HiSilicon Hi3670 SoC.
>
> Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Applied to the hisilicon soc dt tree.
Thanks!
Best Regards,
Wei
> ---
> arch/arm64/boot/dts/hisilicon/hi3670.dtsi | 43 +++++++++++++++++++++++
> 1 file changed, 43 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/hisilicon/hi3670.dtsi b/arch/arm64/boot/dts/hisilicon/hi3670.dtsi
> index c90e6f6a34ec..8a0ee4b08886 100644
> --- a/arch/arm64/boot/dts/hisilicon/hi3670.dtsi
> +++ b/arch/arm64/boot/dts/hisilicon/hi3670.dtsi
> @@ -7,6 +7,7 @@
> */
>
> #include <dt-bindings/interrupt-controller/arm-gic.h>
> +#include <dt-bindings/clock/hi3670-clock.h>
>
> / {
> compatible = "hisilicon,hi3670";
> @@ -144,6 +145,48 @@
> #size-cells = <2>;
> ranges;
>
> + crg_ctrl: crg_ctrl@fff35000 {
> + compatible = "hisilicon,hi3670-crgctrl", "syscon";
> + reg = <0x0 0xfff35000 0x0 0x1000>;
> + #clock-cells = <1>;
> + };
> +
> + pctrl: pctrl@e8a09000 {
> + compatible = "hisilicon,hi3670-pctrl", "syscon";
> + reg = <0x0 0xe8a09000 0x0 0x1000>;
> + #clock-cells = <1>;
> + };
> +
> + pmuctrl: crg_ctrl@fff34000 {
> + compatible = "hisilicon,hi3670-pmuctrl", "syscon";
> + reg = <0x0 0xfff34000 0x0 0x1000>;
> + #clock-cells = <1>;
> + };
> +
> + sctrl: sctrl@fff0a000 {
> + compatible = "hisilicon,hi3670-sctrl", "syscon";
> + reg = <0x0 0xfff0a000 0x0 0x1000>;
> + #clock-cells = <1>;
> + };
> +
> + iomcu: iomcu@ffd7e000 {
> + compatible = "hisilicon,hi3670-iomcu", "syscon";
> + reg = <0x0 0xffd7e000 0x0 0x1000>;
> + #clock-cells = <1>;
> + };
> +
> + media1_crg: media1_crgctrl@e87ff000 {
> + compatible = "hisilicon,hi3670-media1-crg", "syscon";
> + reg = <0x0 0xe87ff000 0x0 0x1000>;
> + #clock-cells = <1>;
> + };
> +
> + media2_crg: media2_crgctrl@e8900000 {
> + compatible = "hisilicon,hi3670-media2-crg","syscon";
> + reg = <0x0 0xe8900000 0x0 0x1000>;
> + #clock-cells = <1>;
> + };
> +
> uart6_clk: clk_19_2M {
> compatible = "fixed-clock";
> #clock-cells = <0>;
>
WARNING: multiple messages have this Message-ID (diff)
From: Wei Xu <xuwei5@hisilicon.com>
To: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>,
<mturquette@baylibre.com>, <sboyd@kernel.org>,
<robh+dt@kernel.org>
Cc: devicetree@vger.kernel.org, amit.kucheria@linaro.org,
linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org
Subject: Re: [PATCH 2/4] arm64: dts: hisilicon: Add clock nodes for Hi3670 SoC
Date: Thu, 29 Nov 2018 15:21:51 +0000 [thread overview]
Message-ID: <5C00040F.4080507@hisilicon.com> (raw)
In-Reply-To: <20180921060103.21370-3-manivannan.sadhasivam@linaro.org>
Hi Manivannan,
On 2018/9/21 7:01, Manivannan Sadhasivam wrote:
> Add clock nodes for HiSilicon Hi3670 SoC.
>
> Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Applied to the hisilicon soc dt tree.
Thanks!
Best Regards,
Wei
> ---
> arch/arm64/boot/dts/hisilicon/hi3670.dtsi | 43 +++++++++++++++++++++++
> 1 file changed, 43 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/hisilicon/hi3670.dtsi b/arch/arm64/boot/dts/hisilicon/hi3670.dtsi
> index c90e6f6a34ec..8a0ee4b08886 100644
> --- a/arch/arm64/boot/dts/hisilicon/hi3670.dtsi
> +++ b/arch/arm64/boot/dts/hisilicon/hi3670.dtsi
> @@ -7,6 +7,7 @@
> */
>
> #include <dt-bindings/interrupt-controller/arm-gic.h>
> +#include <dt-bindings/clock/hi3670-clock.h>
>
> / {
> compatible = "hisilicon,hi3670";
> @@ -144,6 +145,48 @@
> #size-cells = <2>;
> ranges;
>
> + crg_ctrl: crg_ctrl@fff35000 {
> + compatible = "hisilicon,hi3670-crgctrl", "syscon";
> + reg = <0x0 0xfff35000 0x0 0x1000>;
> + #clock-cells = <1>;
> + };
> +
> + pctrl: pctrl@e8a09000 {
> + compatible = "hisilicon,hi3670-pctrl", "syscon";
> + reg = <0x0 0xe8a09000 0x0 0x1000>;
> + #clock-cells = <1>;
> + };
> +
> + pmuctrl: crg_ctrl@fff34000 {
> + compatible = "hisilicon,hi3670-pmuctrl", "syscon";
> + reg = <0x0 0xfff34000 0x0 0x1000>;
> + #clock-cells = <1>;
> + };
> +
> + sctrl: sctrl@fff0a000 {
> + compatible = "hisilicon,hi3670-sctrl", "syscon";
> + reg = <0x0 0xfff0a000 0x0 0x1000>;
> + #clock-cells = <1>;
> + };
> +
> + iomcu: iomcu@ffd7e000 {
> + compatible = "hisilicon,hi3670-iomcu", "syscon";
> + reg = <0x0 0xffd7e000 0x0 0x1000>;
> + #clock-cells = <1>;
> + };
> +
> + media1_crg: media1_crgctrl@e87ff000 {
> + compatible = "hisilicon,hi3670-media1-crg", "syscon";
> + reg = <0x0 0xe87ff000 0x0 0x1000>;
> + #clock-cells = <1>;
> + };
> +
> + media2_crg: media2_crgctrl@e8900000 {
> + compatible = "hisilicon,hi3670-media2-crg","syscon";
> + reg = <0x0 0xe8900000 0x0 0x1000>;
> + #clock-cells = <1>;
> + };
> +
> uart6_clk: clk_19_2M {
> compatible = "fixed-clock";
> #clock-cells = <0>;
>
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2018-11-29 15:22 UTC|newest]
Thread overview: 32+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-09-21 6:00 [PATCH 0/4] Add clock support for Hi3670 SoC Manivannan Sadhasivam
2018-09-21 6:00 ` Manivannan Sadhasivam
2018-09-21 6:01 ` [PATCH 1/4] dt-bindings: clk: hisilicon: Add bindings for Hi3670 clk Manivannan Sadhasivam
2018-09-21 6:01 ` Manivannan Sadhasivam
2018-09-25 11:24 ` Rob Herring
2018-09-25 11:24 ` Rob Herring
2018-10-16 21:49 ` Stephen Boyd
2018-10-16 21:49 ` Stephen Boyd
2018-10-16 21:49 ` Stephen Boyd
2018-09-21 6:01 ` [PATCH 2/4] arm64: dts: hisilicon: Add clock nodes for Hi3670 SoC Manivannan Sadhasivam
2018-09-21 6:01 ` Manivannan Sadhasivam
2018-11-29 15:21 ` Wei Xu [this message]
2018-11-29 15:21 ` Wei Xu
2018-11-29 15:21 ` Wei Xu
2018-09-21 6:01 ` [PATCH 3/4] arm64: dts: hisilicon: Source SoC clock for UART6 Manivannan Sadhasivam
2018-09-21 6:01 ` Manivannan Sadhasivam
2018-11-29 15:22 ` Wei Xu
2018-11-29 15:22 ` Wei Xu
2018-11-29 15:22 ` Wei Xu
2018-09-21 6:01 ` [PATCH 4/4] clk: hisilicon: Add clock driver for Hi3670 SoC Manivannan Sadhasivam
2018-09-21 6:01 ` Manivannan Sadhasivam
2018-10-16 21:49 ` Stephen Boyd
2018-10-16 21:49 ` Stephen Boyd
2018-10-16 21:49 ` Stephen Boyd
2018-10-12 3:38 ` [PATCH 0/4] Add clock support " Manivannan Sadhasivam
2018-10-12 3:38 ` Manivannan Sadhasivam
2018-10-12 16:03 ` Stephen Boyd
2018-10-12 16:03 ` Stephen Boyd
2018-10-12 16:08 ` Manivannan Sadhasivam
2018-10-12 16:08 ` Manivannan Sadhasivam
2018-10-17 3:27 ` Manivannan Sadhasivam
2018-10-17 3:27 ` Manivannan Sadhasivam
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5C00040F.4080507@hisilicon.com \
--to=xuwei5@hisilicon.com \
--cc=amit.kucheria@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=mturquette@baylibre.com \
--cc=robh+dt@kernel.org \
--cc=sboyd@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.