From: Andy Chiu <andy.chiu@sifive.com> To: Rolf Eike Beer <eb@emlix.com> Cc: linux-riscv@lists.infradead.org, palmer@dabbelt.com, anup@brainfault.org, atishp@atishpatra.org, kvm-riscv@lists.infradead.org, kvm@vger.kernel.org, vineetg@rivosinc.com, greentime.hu@sifive.com, guoren@linux.alibaba.com, Vincent Chen <vincent.chen@sifive.com>, Paul Walmsley <paul.walmsley@sifive.com>, Albert Ou <aou@eecs.berkeley.edu>, Oleg Nesterov <oleg@redhat.com>, Eric Biederman <ebiederm@xmission.com>, Kees Cook <keescook@chromium.org>, Conor Dooley <conor.dooley@microchip.com>, Catalin Marinas <catalin.marinas@arm.com>, Mark Brown <broonie@kernel.org>, Huacai Chen <chenhuacai@kernel.org>, Alexey Dobriyan <adobriyan@gmail.com>, Qing Zhang <zhangqing@loongson.cn> Subject: Re: [PATCH -next v17 11/20] riscv: Add ptrace vector support Date: Tue, 28 Mar 2023 14:46:24 +0800 [thread overview] Message-ID: <CABgGipWcK6kAARBMCT8JGxV-9_yav_p0HME9+28vcv195R6_ww@mail.gmail.com> (raw) In-Reply-To: <5660672.DvuYhMxLoT@devpool47.emlix.com> On Tue, Mar 28, 2023 at 1:53 PM Rolf Eike Beer <eb@emlix.com> wrote: > > On Montag, 27. März 2023 18:49:31 CEST Andy Chiu wrote: > > From: Greentime Hu <greentime.hu@sifive.com> > > > > This patch adds ptrace support for riscv vector. The vector registers will > > be saved in datap pointer of __riscv_v_ext_state. This pointer will be set > > right after the __riscv_v_ext_state data structure then it will be put in > > ubuf for ptrace system call to get or set. It will check if the datap got > > from ubuf is set to the correct address or not when the ptrace system call > > is trying to set the vector registers. > > > > Co-developed-by: Vincent Chen <vincent.chen@sifive.com> > > Signed-off-by: Vincent Chen <vincent.chen@sifive.com> > > Signed-off-by: Greentime Hu <greentime.hu@sifive.com> > > Signed-off-by: Andy Chiu <andy.chiu@sifive.com> > > Reviewed-by: Conor Dooley <conor.dooley@microchip.com> > > --- > > arch/riscv/include/uapi/asm/ptrace.h | 7 +++ > > arch/riscv/kernel/ptrace.c | 70 ++++++++++++++++++++++++++++ > > include/uapi/linux/elf.h | 1 + > > 3 files changed, 78 insertions(+) > > > > diff --git a/arch/riscv/kernel/ptrace.c b/arch/riscv/kernel/ptrace.c > > index 23c48b14a0e7..75e66c040b64 100644 > > --- a/arch/riscv/kernel/ptrace.c > > +++ b/arch/riscv/kernel/ptrace.c > > @@ -80,6 +84,61 @@ static int riscv_fpr_set(struct task_struct *target, > > } > > #endif > > > > +#ifdef CONFIG_RISCV_ISA_V > > +static int riscv_vr_get(struct task_struct *target, > > + const struct user_regset *regset, > > + struct membuf to) > > +{ > > + struct __riscv_v_ext_state *vstate = &target->thread.vstate; > > + > > + if (!riscv_v_vstate_query(task_pt_regs(target))) > > + return -EINVAL; > > + > > + /* > > + * Ensure the vector registers have been saved to the memory before > > + * copying them to membuf. > > + */ > > + if (target == current) > > + riscv_v_vstate_save(current, task_pt_regs(current)); > > + > > + /* Copy vector header from vstate. */ > > + membuf_write(&to, vstate, offsetof(struct __riscv_v_ext_state, > datap)); > > + membuf_zero(&to, sizeof(void *)); > > No idea why I have not seen it in any previous version, but this "sizeof(void > *)" just made me thing "what is going on here?". I personally would have > written something like "sizeof(to.var)" or "offsetof(to.buf)" or something like > that. That makes it easier for me to understand what is skipped/zeroed here, > let alone making it a bit more fool proof when someone changes one of the > struct layouts. YMMV. > Thanks for the finding. Fixing it now > Regards, > > Eike > -- > Rolf Eike Beer, emlix GmbH, http://www.emlix.com > Fon +49 551 30664-0, Fax +49 551 30664-11 > Gothaer Platz 3, 37083 Göttingen, Germany > Sitz der Gesellschaft: Göttingen, Amtsgericht Göttingen HR B 3160 > Geschäftsführung: Heike Jordan, Dr. Uwe Kracke – Ust-IdNr.: DE 205 198 055 > > emlix - smart embedded open source Cheers, Andy
WARNING: multiple messages have this Message-ID (diff)
From: Andy Chiu <andy.chiu@sifive.com> To: Rolf Eike Beer <eb@emlix.com> Cc: linux-riscv@lists.infradead.org, palmer@dabbelt.com, anup@brainfault.org, atishp@atishpatra.org, kvm-riscv@lists.infradead.org, kvm@vger.kernel.org, vineetg@rivosinc.com, greentime.hu@sifive.com, guoren@linux.alibaba.com, Vincent Chen <vincent.chen@sifive.com>, Paul Walmsley <paul.walmsley@sifive.com>, Albert Ou <aou@eecs.berkeley.edu>, Oleg Nesterov <oleg@redhat.com>, Eric Biederman <ebiederm@xmission.com>, Kees Cook <keescook@chromium.org>, Conor Dooley <conor.dooley@microchip.com>, Catalin Marinas <catalin.marinas@arm.com>, Mark Brown <broonie@kernel.org>, Huacai Chen <chenhuacai@kernel.org>, Alexey Dobriyan <adobriyan@gmail.com>, Qing Zhang <zhangqing@loongson.cn> Subject: Re: [PATCH -next v17 11/20] riscv: Add ptrace vector support Date: Tue, 28 Mar 2023 14:46:24 +0800 [thread overview] Message-ID: <CABgGipWcK6kAARBMCT8JGxV-9_yav_p0HME9+28vcv195R6_ww@mail.gmail.com> (raw) In-Reply-To: <5660672.DvuYhMxLoT@devpool47.emlix.com> On Tue, Mar 28, 2023 at 1:53 PM Rolf Eike Beer <eb@emlix.com> wrote: > > On Montag, 27. März 2023 18:49:31 CEST Andy Chiu wrote: > > From: Greentime Hu <greentime.hu@sifive.com> > > > > This patch adds ptrace support for riscv vector. The vector registers will > > be saved in datap pointer of __riscv_v_ext_state. This pointer will be set > > right after the __riscv_v_ext_state data structure then it will be put in > > ubuf for ptrace system call to get or set. It will check if the datap got > > from ubuf is set to the correct address or not when the ptrace system call > > is trying to set the vector registers. > > > > Co-developed-by: Vincent Chen <vincent.chen@sifive.com> > > Signed-off-by: Vincent Chen <vincent.chen@sifive.com> > > Signed-off-by: Greentime Hu <greentime.hu@sifive.com> > > Signed-off-by: Andy Chiu <andy.chiu@sifive.com> > > Reviewed-by: Conor Dooley <conor.dooley@microchip.com> > > --- > > arch/riscv/include/uapi/asm/ptrace.h | 7 +++ > > arch/riscv/kernel/ptrace.c | 70 ++++++++++++++++++++++++++++ > > include/uapi/linux/elf.h | 1 + > > 3 files changed, 78 insertions(+) > > > > diff --git a/arch/riscv/kernel/ptrace.c b/arch/riscv/kernel/ptrace.c > > index 23c48b14a0e7..75e66c040b64 100644 > > --- a/arch/riscv/kernel/ptrace.c > > +++ b/arch/riscv/kernel/ptrace.c > > @@ -80,6 +84,61 @@ static int riscv_fpr_set(struct task_struct *target, > > } > > #endif > > > > +#ifdef CONFIG_RISCV_ISA_V > > +static int riscv_vr_get(struct task_struct *target, > > + const struct user_regset *regset, > > + struct membuf to) > > +{ > > + struct __riscv_v_ext_state *vstate = &target->thread.vstate; > > + > > + if (!riscv_v_vstate_query(task_pt_regs(target))) > > + return -EINVAL; > > + > > + /* > > + * Ensure the vector registers have been saved to the memory before > > + * copying them to membuf. > > + */ > > + if (target == current) > > + riscv_v_vstate_save(current, task_pt_regs(current)); > > + > > + /* Copy vector header from vstate. */ > > + membuf_write(&to, vstate, offsetof(struct __riscv_v_ext_state, > datap)); > > + membuf_zero(&to, sizeof(void *)); > > No idea why I have not seen it in any previous version, but this "sizeof(void > *)" just made me thing "what is going on here?". I personally would have > written something like "sizeof(to.var)" or "offsetof(to.buf)" or something like > that. That makes it easier for me to understand what is skipped/zeroed here, > let alone making it a bit more fool proof when someone changes one of the > struct layouts. YMMV. > Thanks for the finding. Fixing it now > Regards, > > Eike > -- > Rolf Eike Beer, emlix GmbH, http://www.emlix.com > Fon +49 551 30664-0, Fax +49 551 30664-11 > Gothaer Platz 3, 37083 Göttingen, Germany > Sitz der Gesellschaft: Göttingen, Amtsgericht Göttingen HR B 3160 > Geschäftsführung: Heike Jordan, Dr. Uwe Kracke – Ust-IdNr.: DE 205 198 055 > > emlix - smart embedded open source Cheers, Andy _______________________________________________ linux-riscv mailing list linux-riscv@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-riscv
next prev parent reply other threads:[~2023-03-28 6:46 UTC|newest] Thread overview: 86+ messages / expand[flat|nested] mbox.gz Atom feed top 2023-03-27 16:49 [PATCH -next v17 00/20] riscv: Add vector ISA support Andy Chiu 2023-03-27 16:49 ` Andy Chiu 2023-03-27 16:49 ` [PATCH -next v17 01/20] riscv: Rename __switch_to_aux() -> fpu Andy Chiu 2023-03-27 16:49 ` Andy Chiu 2023-03-27 16:49 ` [PATCH -next v17 02/20] riscv: Extending cpufeature.c to detect V-extension Andy Chiu 2023-03-27 16:49 ` Andy Chiu 2023-03-31 10:45 ` Heiko Stübner 2023-03-31 10:45 ` Heiko Stübner 2023-03-27 16:49 ` [PATCH -next v17 03/20] riscv: Add new csr defines related to vector extension Andy Chiu 2023-03-27 16:49 ` Andy Chiu 2023-03-31 16:03 ` Heiko Stübner 2023-03-31 16:03 ` Heiko Stübner 2023-03-27 16:49 ` [PATCH -next v17 04/20] riscv: Clear vector regfile on bootup Andy Chiu 2023-03-27 16:49 ` Andy Chiu 2023-03-31 10:53 ` Heiko Stübner 2023-03-31 10:53 ` Heiko Stübner 2023-03-27 16:49 ` [PATCH -next v17 05/20] riscv: Disable Vector Instructions for kernel itself Andy Chiu 2023-03-27 16:49 ` Andy Chiu 2023-03-31 10:56 ` Heiko Stübner 2023-03-31 10:56 ` Heiko Stübner 2023-03-27 16:49 ` [PATCH -next v17 06/20] riscv: Introduce Vector enable/disable helpers Andy Chiu 2023-03-27 16:49 ` Andy Chiu 2023-03-31 10:56 ` Heiko Stübner 2023-03-31 10:56 ` Heiko Stübner 2023-03-27 16:49 ` [PATCH -next v17 07/20] riscv: Introduce riscv_v_vsize to record size of Vector context Andy Chiu 2023-03-27 16:49 ` Andy Chiu 2023-03-31 11:02 ` Heiko Stübner 2023-03-31 11:02 ` Heiko Stübner 2023-03-27 16:49 ` [PATCH -next v17 08/20] riscv: Introduce struct/helpers to save/restore per-task Vector state Andy Chiu 2023-03-27 16:49 ` Andy Chiu 2023-03-31 11:05 ` Heiko Stübner 2023-03-31 11:05 ` Heiko Stübner 2023-03-27 16:49 ` [PATCH -next v17 09/20] riscv: Add task switch support for vector Andy Chiu 2023-03-27 16:49 ` Andy Chiu 2023-03-31 11:19 ` Heiko Stübner 2023-03-31 11:19 ` Heiko Stübner 2023-03-27 16:49 ` [PATCH -next v17 10/20] riscv: Allocate user's vector context in the first-use trap Andy Chiu 2023-03-27 16:49 ` Andy Chiu 2023-03-28 17:22 ` Conor Dooley 2023-03-28 17:22 ` Conor Dooley 2023-03-31 14:38 ` Andy Chiu 2023-03-31 14:38 ` Andy Chiu 2023-03-31 13:08 ` Heiko Stübner 2023-03-31 13:08 ` Heiko Stübner 2023-03-27 16:49 ` [PATCH -next v17 11/20] riscv: Add ptrace vector support Andy Chiu 2023-03-27 16:49 ` Andy Chiu 2023-03-28 5:53 ` Rolf Eike Beer 2023-03-28 5:53 ` Rolf Eike Beer 2023-03-28 6:46 ` Andy Chiu [this message] 2023-03-28 6:46 ` Andy Chiu 2023-03-27 16:49 ` [PATCH -next v17 12/20] riscv: signal: check fp-reserved words unconditionally Andy Chiu 2023-03-27 16:49 ` Andy Chiu 2023-04-01 22:21 ` Heiko Stübner 2023-04-01 22:21 ` Heiko Stübner 2023-03-27 16:49 ` [PATCH -next v17 13/20] riscv: signal: Add sigcontext save/restore for vector Andy Chiu 2023-03-27 16:49 ` Andy Chiu 2023-04-01 22:20 ` Heiko Stübner 2023-04-01 22:20 ` Heiko Stübner 2023-03-27 16:49 ` [PATCH -next v17 14/20] riscv: signal: Report signal frame size to userspace via auxv Andy Chiu 2023-03-27 16:49 ` Andy Chiu 2023-04-01 22:19 ` Heiko Stübner 2023-04-01 22:19 ` Heiko Stübner 2023-03-27 16:49 ` [PATCH -next v17 15/20] riscv: signal: validate altstack to reflect Vector Andy Chiu 2023-03-27 16:49 ` Andy Chiu 2023-03-31 13:43 ` Heiko Stübner 2023-03-31 13:43 ` Heiko Stübner 2023-03-27 16:49 ` [PATCH -next v17 16/20] riscv: prevent stack corruption by reserving task_pt_regs(p) early Andy Chiu 2023-03-27 16:49 ` Andy Chiu 2023-03-31 13:38 ` Heiko Stübner 2023-03-31 13:38 ` Heiko Stübner 2023-03-27 16:49 ` [PATCH -next v17 17/20] riscv: kvm: Add V extension to KVM ISA Andy Chiu 2023-03-27 16:49 ` Andy Chiu 2023-03-31 13:36 ` Heiko Stübner 2023-03-31 13:36 ` Heiko Stübner 2023-03-27 16:49 ` [PATCH -next v17 18/20] riscv: KVM: Add vector lazy save/restore support Andy Chiu 2023-03-27 16:49 ` Andy Chiu 2023-03-27 17:36 ` Anup Patel 2023-03-27 17:36 ` Anup Patel 2023-03-27 16:49 ` [PATCH -next v17 19/20] riscv: detect assembler support for .option arch Andy Chiu 2023-03-27 16:49 ` Andy Chiu 2023-03-31 13:33 ` Heiko Stübner 2023-03-31 13:33 ` Heiko Stübner 2023-03-27 16:49 ` [PATCH -next v17 20/20] riscv: Enable Vector code to be built Andy Chiu 2023-03-27 16:49 ` Andy Chiu 2023-03-31 13:32 ` Heiko Stübner 2023-03-31 13:32 ` Heiko Stübner
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=CABgGipWcK6kAARBMCT8JGxV-9_yav_p0HME9+28vcv195R6_ww@mail.gmail.com \ --to=andy.chiu@sifive.com \ --cc=adobriyan@gmail.com \ --cc=anup@brainfault.org \ --cc=aou@eecs.berkeley.edu \ --cc=atishp@atishpatra.org \ --cc=broonie@kernel.org \ --cc=catalin.marinas@arm.com \ --cc=chenhuacai@kernel.org \ --cc=conor.dooley@microchip.com \ --cc=eb@emlix.com \ --cc=ebiederm@xmission.com \ --cc=greentime.hu@sifive.com \ --cc=guoren@linux.alibaba.com \ --cc=keescook@chromium.org \ --cc=kvm-riscv@lists.infradead.org \ --cc=kvm@vger.kernel.org \ --cc=linux-riscv@lists.infradead.org \ --cc=oleg@redhat.com \ --cc=palmer@dabbelt.com \ --cc=paul.walmsley@sifive.com \ --cc=vincent.chen@sifive.com \ --cc=vineetg@rivosinc.com \ --cc=zhangqing@loongson.cn \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.