All of lore.kernel.org
 help / color / mirror / Atom feed
From: Chen-Yu Tsai <wens@csie.org>
To: "André Przywara" <andre.przywara@arm.com>
Cc: "Maxime Ripard" <maxime@cerno.tech>,
	"Jernej Skrabec" <jernej.skrabec@siol.net>,
	"Icenowy Zheng" <icenowy@aosc.io>,
	"Linus Walleij" <linus.walleij@linaro.org>,
	"Rob Herring" <robh@kernel.org>,
	"Clément Péron" <peron.clem@gmail.com>,
	"Samuel Holland" <samuel@sholland.org>,
	"Shuosheng Huang" <huangshuosheng@allwinnertech.com>,
	"Yangtao Li" <tiny.windzz@gmail.com>,
	linux-arm-kernel <linux-arm-kernel@lists.infradead.org>,
	linux-kernel <linux-kernel@vger.kernel.org>,
	linux-sunxi <linux-sunxi@googlegroups.com>,
	"Ulf Hansson" <ulf.hansson@linaro.org>
Subject: Re: [linux-sunxi] Re: [PATCH v3 02/21] mmc: sunxi: add support for A100 mmc controller
Date: Mon, 18 Jan 2021 23:55:29 +0800	[thread overview]
Message-ID: <CAGb2v662hFdGe2H-m67whUURju=M=Pe8FM2PYfOndF0daT+6Sg@mail.gmail.com> (raw)
In-Reply-To: <20210118155228.3bd0e909@slackpad.fritz.box>

On Mon, Jan 18, 2021 at 11:53 PM Andre Przywara <andre.przywara@arm.com> wrote:
>
> On Mon, 18 Jan 2021 14:28:54 +0100
> Maxime Ripard <maxime@cerno.tech> wrote:
>
> Hi Maxime,
>
> > On Mon, Jan 18, 2021 at 02:08:29AM +0000, Andre Przywara wrote:
> > > From: Yangtao Li <frank@allwinnertech.com>
> > >
> > > This patch adds support for A100 MMC controller, which use word
> > > address for internal dma.
> > >
> > > Signed-off-by: Yangtao Li <frank@allwinnertech.com>
> > > Signed-off-by: Andre Przywara <andre.przywara@arm.com>
> >
> > We should also disable the timings setup in probe to derive them from
> > the DT. This is causing issues on some SoCs already, so it would be
> > best to not make the situation worse
>
> But only for those new SoCs, where we have the speed modes in the DT
> in every case (so only new ones)? And this disabling would be
> SoC/compatible string dependent? Happy to send a patch later if that is
> what you were thinking about.
>
> Also I was wondering about the voltage dependent speed modes: At the
> moment the driver declares both MMC_CAP_1_8V_DDR and MMC_CAP_3_3V_DDR,
> so I mimic this in the .dtsi. However in the eventual DTB this looks
> somewhat dodgy, since most boards only support one of those voltages. Do
> we ignore this, and rely on the vqmmc-supply to limit this choice?

IIRC the DDR flags for separate voltages was added after we (I) added
MMC DDR support to our driver.

And yes, the core also checks vqmmc-supply before actually selecting
the mode.

ChenYu

> Cheers,
> Andre
>
> Btw: This patch is already in Ulf's -next tree, I just included it here
> for the sake of completeness. Is that a problem? I don't think it
> affects the build, so we don't care too much?
>
> --
> You received this message because you are subscribed to the Google Groups "linux-sunxi" group.
> To unsubscribe from this group and stop receiving emails from it, send an email to linux-sunxi+unsubscribe@googlegroups.com.
> To view this discussion on the web, visit https://groups.google.com/d/msgid/linux-sunxi/20210118155228.3bd0e909%40slackpad.fritz.box.

WARNING: multiple messages have this Message-ID (diff)
From: Chen-Yu Tsai <wens@csie.org>
To: "André Przywara" <andre.przywara@arm.com>
Cc: "Jernej Skrabec" <jernej.skrabec@siol.net>,
	"Samuel Holland" <samuel@sholland.org>,
	"Yangtao Li" <tiny.windzz@gmail.com>,
	"Linus Walleij" <linus.walleij@linaro.org>,
	linux-kernel <linux-kernel@vger.kernel.org>,
	linux-sunxi <linux-sunxi@googlegroups.com>,
	"Clément Péron" <peron.clem@gmail.com>,
	"Maxime Ripard" <maxime@cerno.tech>,
	"Shuosheng Huang" <huangshuosheng@allwinnertech.com>,
	"Ulf Hansson" <ulf.hansson@linaro.org>,
	linux-arm-kernel <linux-arm-kernel@lists.infradead.org>,
	"Icenowy Zheng" <icenowy@aosc.io>
Subject: Re: [linux-sunxi] Re: [PATCH v3 02/21] mmc: sunxi: add support for A100 mmc controller
Date: Mon, 18 Jan 2021 23:55:29 +0800	[thread overview]
Message-ID: <CAGb2v662hFdGe2H-m67whUURju=M=Pe8FM2PYfOndF0daT+6Sg@mail.gmail.com> (raw)
In-Reply-To: <20210118155228.3bd0e909@slackpad.fritz.box>

On Mon, Jan 18, 2021 at 11:53 PM Andre Przywara <andre.przywara@arm.com> wrote:
>
> On Mon, 18 Jan 2021 14:28:54 +0100
> Maxime Ripard <maxime@cerno.tech> wrote:
>
> Hi Maxime,
>
> > On Mon, Jan 18, 2021 at 02:08:29AM +0000, Andre Przywara wrote:
> > > From: Yangtao Li <frank@allwinnertech.com>
> > >
> > > This patch adds support for A100 MMC controller, which use word
> > > address for internal dma.
> > >
> > > Signed-off-by: Yangtao Li <frank@allwinnertech.com>
> > > Signed-off-by: Andre Przywara <andre.przywara@arm.com>
> >
> > We should also disable the timings setup in probe to derive them from
> > the DT. This is causing issues on some SoCs already, so it would be
> > best to not make the situation worse
>
> But only for those new SoCs, where we have the speed modes in the DT
> in every case (so only new ones)? And this disabling would be
> SoC/compatible string dependent? Happy to send a patch later if that is
> what you were thinking about.
>
> Also I was wondering about the voltage dependent speed modes: At the
> moment the driver declares both MMC_CAP_1_8V_DDR and MMC_CAP_3_3V_DDR,
> so I mimic this in the .dtsi. However in the eventual DTB this looks
> somewhat dodgy, since most boards only support one of those voltages. Do
> we ignore this, and rely on the vqmmc-supply to limit this choice?

IIRC the DDR flags for separate voltages was added after we (I) added
MMC DDR support to our driver.

And yes, the core also checks vqmmc-supply before actually selecting
the mode.

ChenYu

> Cheers,
> Andre
>
> Btw: This patch is already in Ulf's -next tree, I just included it here
> for the sake of completeness. Is that a problem? I don't think it
> affects the build, so we don't care too much?
>
> --
> You received this message because you are subscribed to the Google Groups "linux-sunxi" group.
> To unsubscribe from this group and stop receiving emails from it, send an email to linux-sunxi+unsubscribe@googlegroups.com.
> To view this discussion on the web, visit https://groups.google.com/d/msgid/linux-sunxi/20210118155228.3bd0e909%40slackpad.fritz.box.

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

  reply	other threads:[~2021-01-18 16:00 UTC|newest]

Thread overview: 94+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-01-18  2:08 [PATCH v3 00/21] arm64: sunxi: Initial Allwinner H616 SoC support Andre Przywara
2021-01-18  2:08 ` Andre Przywara
2021-01-18  2:08 ` [PATCH v3 01/21] dt-bindings: mmc: sunxi: Add Allwinner A100 and H616 compatibles Andre Przywara
2021-01-18  2:08   ` Andre Przywara
2021-01-18  2:08 ` [PATCH v3 02/21] mmc: sunxi: add support for A100 mmc controller Andre Przywara
2021-01-18  2:08   ` Andre Przywara
2021-01-18 13:28   ` Maxime Ripard
2021-01-18 13:28     ` Maxime Ripard
2021-01-18 15:52     ` Andre Przywara
2021-01-18 15:52       ` Andre Przywara
2021-01-18 15:55       ` Chen-Yu Tsai [this message]
2021-01-18 15:55         ` [linux-sunxi] " Chen-Yu Tsai
2021-01-21 16:38       ` Maxime Ripard
2021-01-21 16:38         ` Maxime Ripard
2021-01-18  2:08 ` [PATCH v3 03/21] dt-bindings: pinctrl: Add Allwinner H616 compatible strings Andre Przywara
2021-01-18  2:08   ` Andre Przywara
2021-01-18 13:29   ` Maxime Ripard
2021-01-18 13:29     ` Maxime Ripard
2021-01-21 21:12   ` Linus Walleij
2021-01-21 21:12     ` Linus Walleij
2021-01-18  2:08 ` [PATCH v3 04/21] pinctrl: sunxi: Add support for the Allwinner H616 pin controller Andre Przywara
2021-01-18  2:08   ` Andre Przywara
2021-01-18 15:26   ` Maxime Ripard
2021-01-18 15:26     ` Maxime Ripard
2021-01-21 21:14   ` Linus Walleij
2021-01-21 21:14     ` Linus Walleij
2021-01-18  2:08 ` [PATCH v3 05/21] pinctrl: sunxi: Add support for the Allwinner H616-R " Andre Przywara
2021-01-18  2:08   ` Andre Przywara
2021-01-21 21:16   ` Linus Walleij
2021-01-21 21:16     ` Linus Walleij
2021-01-18  2:08 ` [PATCH v3 06/21] dt-bindings: clk: sunxi-ccu: Add compatible string for Allwinner H616 Andre Przywara
2021-01-18  2:08   ` Andre Przywara
2021-01-18 15:26   ` Maxime Ripard
2021-01-18 15:26     ` Maxime Ripard
2021-01-18  2:08 ` [PATCH v3 07/21] clk: sunxi-ng: Add support for the Allwinner H616 R-CCU Andre Przywara
2021-01-18  2:08   ` Andre Przywara
2021-01-18 15:30   ` Maxime Ripard
2021-01-18 15:30     ` Maxime Ripard
2021-01-18  2:08 ` [PATCH v3 08/21] clk: sunxi-ng: Add support for the Allwinner H616 CCU Andre Przywara
2021-01-18  2:08   ` Andre Przywara
2021-01-18 15:30   ` Maxime Ripard
2021-01-18 15:30     ` Maxime Ripard
2021-01-18  2:08 ` [PATCH v3 09/21] mfd: axp20x: Allow AXP chips without interrupt lines Andre Przywara
2021-01-18  2:08   ` Andre Przywara
2021-01-18  3:37   ` Samuel Holland
2021-01-18  3:37     ` Samuel Holland
2021-01-21 15:54     ` Andre Przywara
2021-01-21 15:54       ` Andre Przywara
2021-01-18  2:08 ` [PATCH v3 10/21] dt-bindings: sram: sunxi-sram: Add H616 compatible string Andre Przywara
2021-01-18  2:08   ` Andre Przywara
2021-01-18  2:08 ` [PATCH v3 11/21] soc: sunxi: sram: Add support for more than one EMAC clock Andre Przywara
2021-01-18  2:08   ` Andre Przywara
2021-01-18  2:08 ` [PATCH v3 12/21] net: stmmac: dwmac-sun8i: Prepare for second EMAC clock register Andre Przywara
2021-01-18  2:08   ` Andre Przywara
2021-01-18 21:27   ` Jakub Kicinski
2021-01-18 21:27     ` Jakub Kicinski
2021-01-18  2:08 ` [PATCH v3 13/21] phy: sun4i-usb: Rework HCI PHY (aka. "pmu_unk1") handling Andre Przywara
2021-01-18  2:08   ` Andre Przywara
2021-01-18 15:32   ` Maxime Ripard
2021-01-18 15:32     ` Maxime Ripard
2021-01-18  2:08 ` [PATCH v3 14/21] dt-bindings: usb: Add H616 compatible string Andre Przywara
2021-01-18  2:08   ` Andre Przywara
2021-01-18 15:33   ` Maxime Ripard
2021-01-18 15:33     ` Maxime Ripard
2021-01-18  2:08 ` [PATCH v3 15/21] dt-bindings: usb: sunxi-musb: " Andre Przywara
2021-01-18  2:08   ` Andre Przywara
2021-01-18 15:33   ` Maxime Ripard
2021-01-18 15:33     ` Maxime Ripard
2021-01-18  2:08 ` [PATCH v3 16/21] phy: sun4i-usb: Add support for the H616 USB PHY Andre Przywara
2021-01-18  2:08   ` Andre Przywara
2021-01-18 15:33   ` Maxime Ripard
2021-01-18 15:33     ` Maxime Ripard
2021-01-18  2:08 ` [PATCH v3 17/21] dt-bindings: watchdog: sun4i: Add H616 compatible string Andre Przywara
2021-01-18  2:08   ` Andre Przywara
2021-01-18 15:34   ` maxime
2021-01-18 15:34     ` maxime
2021-01-23 17:31   ` Guenter Roeck
2021-01-23 17:31     ` Guenter Roeck
2021-01-18  2:08 ` [PATCH v3 18/21] dt-bindings: allwinner: Add H616 compatible strings Andre Przywara
2021-01-18  2:08   ` Andre Przywara
2021-01-18  4:28   ` Samuel Holland
2021-01-18  4:28     ` Samuel Holland
2021-01-25 11:59     ` Andre Przywara
2021-01-25 11:59       ` Andre Przywara
2021-01-18 12:05   ` Mark Brown
2021-01-18 12:05     ` Mark Brown
2021-01-18  2:08 ` [PATCH v3 19/21] arm64: dts: allwinner: Add Allwinner H616 .dtsi file Andre Przywara
2021-01-18  2:08   ` Andre Przywara
2021-01-18  4:35   ` Samuel Holland
2021-01-18  4:35     ` Samuel Holland
2021-01-18  2:08 ` [PATCH v3 20/21] dt-bindings: arm: sunxi: Add OrangePi Zero 2 binding Andre Przywara
2021-01-18  2:08   ` Andre Przywara
2021-01-18  2:08 ` [PATCH v3 21/21] arm64: dts: allwinner: Add OrangePi Zero 2 .dts Andre Przywara
2021-01-18  2:08   ` Andre Przywara

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to='CAGb2v662hFdGe2H-m67whUURju=M=Pe8FM2PYfOndF0daT+6Sg@mail.gmail.com' \
    --to=wens@csie.org \
    --cc=andre.przywara@arm.com \
    --cc=huangshuosheng@allwinnertech.com \
    --cc=icenowy@aosc.io \
    --cc=jernej.skrabec@siol.net \
    --cc=linus.walleij@linaro.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-sunxi@googlegroups.com \
    --cc=maxime@cerno.tech \
    --cc=peron.clem@gmail.com \
    --cc=robh@kernel.org \
    --cc=samuel@sholland.org \
    --cc=tiny.windzz@gmail.com \
    --cc=ulf.hansson@linaro.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.