From: Evan Green <evan@rivosinc.com> To: Conor Dooley <conor@kernel.org> Cc: Palmer Dabbelt <palmer@rivosinc.com>, Andrew Jones <ajones@ventanamicro.com>, Albert Ou <aou@eecs.berkeley.edu>, Anup Patel <apatel@ventanamicro.com>, Conor Dooley <conor.dooley@microchip.com>, Heiko Stuebner <heiko.stuebner@vrull.eu>, Jisheng Zhang <jszhang@kernel.org>, Palmer Dabbelt <palmer@dabbelt.com>, Paul Walmsley <paul.walmsley@sifive.com>, Sunil V L <sunilvl@ventanamicro.com>, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org Subject: Re: [PATCH v2 1/3] RISC-V: Add Zba, Zbs extension probing Date: Tue, 9 May 2023 11:34:57 -0700 [thread overview] Message-ID: <CALs-HstaQweGaz71GZXeu1gtVQ7Efb=i=Zgt4ETtmf1vJncxEQ@mail.gmail.com> (raw) In-Reply-To: <20230509-exclusion-crested-67dad91b7055@spud> On Tue, May 9, 2023 at 11:29 AM Conor Dooley <conor@kernel.org> wrote: > > On Tue, May 09, 2023 at 11:25:01AM -0700, Evan Green wrote: > > Add the Zba address bit manipulation extension and Zbs single bit > > instructions extension into those the kernel is aware of and maintains > > in its riscv_isa bitmap. > > > > Signed-off-by: Evan Green <evan@rivosinc.com> > > Reviewed-by: Andrew Jones <ajones@ventanamicro.com> > > Reviewed-by: Palmer Dabbelt <palmer@rivosinc.com> > > Given you added the lads, rather than ignoring them due to the Zbs > change, I think you forgot my R-b from v1? > Reviewed-by: Conor Dooley <conor.dooley@microchip.com> Whoops, yes I did. Sorry about that, and thanks for the review! > > Cheers, > Conor. > > > > > --- > > > > Changes in v2: > > - Add Zbs as well > > > > arch/riscv/include/asm/hwcap.h | 2 ++ > > arch/riscv/kernel/cpu.c | 2 ++ > > arch/riscv/kernel/cpufeature.c | 2 ++ > > 3 files changed, 6 insertions(+) > > > > diff --git a/arch/riscv/include/asm/hwcap.h b/arch/riscv/include/asm/hwcap.h > > index e0c40a4c63d5..6b2e8ff4638c 100644 > > --- a/arch/riscv/include/asm/hwcap.h > > +++ b/arch/riscv/include/asm/hwcap.h > > @@ -46,6 +46,8 @@ > > #define RISCV_ISA_EXT_ZICBOZ 34 > > #define RISCV_ISA_EXT_SMAIA 35 > > #define RISCV_ISA_EXT_SSAIA 36 > > +#define RISCV_ISA_EXT_ZBA 37 > > +#define RISCV_ISA_EXT_ZBS 38 > > > > #define RISCV_ISA_EXT_MAX 64 > > Heh, gonna start getting tight on bits here soonish :) Yeah they're flying in, I had to update mine since SMAIA swooshed in. -Evan
WARNING: multiple messages have this Message-ID (diff)
From: Evan Green <evan@rivosinc.com> To: Conor Dooley <conor@kernel.org> Cc: Anup Patel <apatel@ventanamicro.com>, Albert Ou <aou@eecs.berkeley.edu>, linux-kernel@vger.kernel.org, Palmer Dabbelt <palmer@rivosinc.com>, Conor Dooley <conor.dooley@microchip.com>, Palmer Dabbelt <palmer@dabbelt.com>, Jisheng Zhang <jszhang@kernel.org>, Paul Walmsley <paul.walmsley@sifive.com>, linux-riscv@lists.infradead.org, Heiko Stuebner <heiko.stuebner@vrull.eu>, Andrew Jones <ajones@ventanamicro.com> Subject: Re: [PATCH v2 1/3] RISC-V: Add Zba, Zbs extension probing Date: Tue, 9 May 2023 11:34:57 -0700 [thread overview] Message-ID: <CALs-HstaQweGaz71GZXeu1gtVQ7Efb=i=Zgt4ETtmf1vJncxEQ@mail.gmail.com> (raw) In-Reply-To: <20230509-exclusion-crested-67dad91b7055@spud> On Tue, May 9, 2023 at 11:29 AM Conor Dooley <conor@kernel.org> wrote: > > On Tue, May 09, 2023 at 11:25:01AM -0700, Evan Green wrote: > > Add the Zba address bit manipulation extension and Zbs single bit > > instructions extension into those the kernel is aware of and maintains > > in its riscv_isa bitmap. > > > > Signed-off-by: Evan Green <evan@rivosinc.com> > > Reviewed-by: Andrew Jones <ajones@ventanamicro.com> > > Reviewed-by: Palmer Dabbelt <palmer@rivosinc.com> > > Given you added the lads, rather than ignoring them due to the Zbs > change, I think you forgot my R-b from v1? > Reviewed-by: Conor Dooley <conor.dooley@microchip.com> Whoops, yes I did. Sorry about that, and thanks for the review! > > Cheers, > Conor. > > > > > --- > > > > Changes in v2: > > - Add Zbs as well > > > > arch/riscv/include/asm/hwcap.h | 2 ++ > > arch/riscv/kernel/cpu.c | 2 ++ > > arch/riscv/kernel/cpufeature.c | 2 ++ > > 3 files changed, 6 insertions(+) > > > > diff --git a/arch/riscv/include/asm/hwcap.h b/arch/riscv/include/asm/hwcap.h > > index e0c40a4c63d5..6b2e8ff4638c 100644 > > --- a/arch/riscv/include/asm/hwcap.h > > +++ b/arch/riscv/include/asm/hwcap.h > > @@ -46,6 +46,8 @@ > > #define RISCV_ISA_EXT_ZICBOZ 34 > > #define RISCV_ISA_EXT_SMAIA 35 > > #define RISCV_ISA_EXT_SSAIA 36 > > +#define RISCV_ISA_EXT_ZBA 37 > > +#define RISCV_ISA_EXT_ZBS 38 > > > > #define RISCV_ISA_EXT_MAX 64 > > Heh, gonna start getting tight on bits here soonish :) Yeah they're flying in, I had to update mine since SMAIA swooshed in. -Evan _______________________________________________ linux-riscv mailing list linux-riscv@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-riscv
next prev parent reply other threads:[~2023-05-09 18:35 UTC|newest] Thread overview: 26+ messages / expand[flat|nested] mbox.gz Atom feed top 2023-05-09 18:25 [PATCH v2 0/3] RISC-V: Export Zba, Zbb to usermode via hwprobe Evan Green 2023-05-09 18:25 ` Evan Green 2023-05-09 18:25 ` [PATCH v2 1/3] RISC-V: Add Zba, Zbs extension probing Evan Green 2023-05-09 18:25 ` Evan Green 2023-05-09 18:29 ` Conor Dooley 2023-05-09 18:29 ` Conor Dooley 2023-05-09 18:34 ` Evan Green [this message] 2023-05-09 18:34 ` Evan Green 2023-05-10 14:45 ` Heiko Stübner 2023-05-10 14:45 ` Heiko Stübner 2023-06-19 23:44 ` Palmer Dabbelt 2023-06-19 23:44 ` Palmer Dabbelt 2023-05-09 18:25 ` [PATCH v2 2/3] RISC-V: Track ISA extensions per hart Evan Green 2023-05-09 18:25 ` Evan Green 2023-05-09 18:25 ` [PATCH v2 3/3] RISC-V: hwprobe: Expose Zba, Zbb, and Zbs Evan Green 2023-05-09 18:25 ` Evan Green 2023-05-09 18:33 ` Conor Dooley 2023-05-09 18:33 ` Conor Dooley 2023-05-10 14:47 ` Heiko Stübner 2023-05-10 14:47 ` Heiko Stübner 2023-06-19 23:55 ` Palmer Dabbelt 2023-06-19 23:55 ` Palmer Dabbelt 2023-06-19 22:07 ` [PATCH v2 0/3] RISC-V: Export Zba, Zbb to usermode via hwprobe Palmer Dabbelt 2023-06-19 22:07 ` Palmer Dabbelt 2023-06-20 1:00 ` patchwork-bot+linux-riscv 2023-06-20 1:00 ` patchwork-bot+linux-riscv
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to='CALs-HstaQweGaz71GZXeu1gtVQ7Efb=i=Zgt4ETtmf1vJncxEQ@mail.gmail.com' \ --to=evan@rivosinc.com \ --cc=ajones@ventanamicro.com \ --cc=aou@eecs.berkeley.edu \ --cc=apatel@ventanamicro.com \ --cc=conor.dooley@microchip.com \ --cc=conor@kernel.org \ --cc=heiko.stuebner@vrull.eu \ --cc=jszhang@kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-riscv@lists.infradead.org \ --cc=palmer@dabbelt.com \ --cc=palmer@rivosinc.com \ --cc=paul.walmsley@sifive.com \ --cc=sunilvl@ventanamicro.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.