From: Chris Brandt <Chris.Brandt-zM6kxYcvzFBBDgjK7y7TUQ@public.gmane.org> To: Ulf Hansson <ulf.hansson-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org> Cc: Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>, Mark Rutland <mark.rutland-5wv7dgnIgG8@public.gmane.org>, Simon Horman <horms-/R6kz+dDXgpPR4JQBCEnsQ@public.gmane.org>, Wolfram Sang <wsa+renesas-jBu1N2QxHDJrcw3mvpCnnVaTQe2KTcn/@public.gmane.org>, Geert Uytterhoeven <geert-Td1EMuHUCqxL1ZNQvxDV9g@public.gmane.org>, "devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org" <devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>, "linux-mmc-u79uwXL29TY76Z2rM5mHXA@public.gmane.org" <linux-mmc-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>, Linux-Renesas <linux-renesas-soc-u79uwXL29TY76Z2rM5mHXA@public.gmane.org> Subject: RE: [PATCH v3 2/3] mmc: sh_mobile_sdhi: explain clock bindings Date: Fri, 20 Jan 2017 16:05:45 +0000 [thread overview] Message-ID: <SG2PR06MB1165B5BF4296DB866F3D418B8A710@SG2PR06MB1165.apcprd06.prod.outlook.com> (raw) In-Reply-To: <CAPDyKFq9psGMnKUx+SM_QGt6OKoMHgNFop6ANagtLOLwsMTT8w-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org> Hello Ulf, Friday, January 20, 2017, Ulf Hansson wrote: > > +- clocks: Most controllers only have 1 clock source per channel. > However, some > > + have a second clock dedicated to card detection. If 2 clocks > are > > + specified, you must name them as "core" and "cd". If the > controller > > + only has 1 clock, naming is not required. > > Could you please elaborate a bit on the card detection clock? > > I guess that there is some kind of internal card detection logic (native > card detect) in the SDHI IP, which requires a separate clock for it to > work? Perhaps you can state that somehow? The reality is that the chip guys cut up the standard SDHI IP to add a 'cool new feature', but all I want to do is put it back the way it was. NOTE: The design guys like to reuse IP blocks from previous designs that they know worked and didn't have bugs. So, there is a good chance you will see this change in future RZ/A devices (or even other future Renesas SoC devices). To remove an unwanted feature adds additional design risk of breaking something else....and given the cost of redoing silicon mask layers...no engineer wants that mistake on their hands. > > +Example showing 2 clocks: > > + sdhi0: sd@e804e000 { > > + compatible = "renesas,sdhi-r7s72100"; > > + reg = <0xe804e000 0x100>; > > + interrupts = <GIC_SPI 270 IRQ_TYPE_LEVEL_HIGH > > + GIC_SPI 271 IRQ_TYPE_LEVEL_HIGH > > + GIC_SPI 272 IRQ_TYPE_LEVEL_HIGH>; > > + > > + clocks = <&mstp12_clks R7S72100_CLK_SDHI00>, > > + <&mstp12_clks R7S72100_CLK_SDHI01>; > > + clock-names = "core", "cd"; > > + cap-sd-highspeed; > > + cap-sdio-irq; > > + status = "disabled"; > > The last line seems a bit odd to include in an example. You're right. I'll take that out. Thanks, Chris
WARNING: multiple messages have this Message-ID (diff)
From: Chris Brandt <Chris.Brandt@renesas.com> To: Ulf Hansson <ulf.hansson@linaro.org> Cc: Rob Herring <robh+dt@kernel.org>, Mark Rutland <mark.rutland@arm.com>, Simon Horman <horms@verge.net.au>, Wolfram Sang <wsa+renesas@sang-engineering.com>, Geert Uytterhoeven <geert@linux-m68k.org>, "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>, "linux-mmc@vger.kernel.org" <linux-mmc@vger.kernel.org>, Linux-Renesas <linux-renesas-soc@vger.kernel.org> Subject: RE: [PATCH v3 2/3] mmc: sh_mobile_sdhi: explain clock bindings Date: Fri, 20 Jan 2017 16:05:45 +0000 [thread overview] Message-ID: <SG2PR06MB1165B5BF4296DB866F3D418B8A710@SG2PR06MB1165.apcprd06.prod.outlook.com> (raw) In-Reply-To: <CAPDyKFq9psGMnKUx+SM_QGt6OKoMHgNFop6ANagtLOLwsMTT8w@mail.gmail.com> Hello Ulf, Friday, January 20, 2017, Ulf Hansson wrote: > > +- clocks: Most controllers only have 1 clock source per channel. > However, some > > + have a second clock dedicated to card detection. If 2 clocks > are > > + specified, you must name them as "core" and "cd". If the > controller > > + only has 1 clock, naming is not required. > > Could you please elaborate a bit on the card detection clock? > > I guess that there is some kind of internal card detection logic (native > card detect) in the SDHI IP, which requires a separate clock for it to > work? Perhaps you can state that somehow? The reality is that the chip guys cut up the standard SDHI IP to add a 'cool new feature', but all I want to do is put it back the way it was. NOTE: The design guys like to reuse IP blocks from previous designs that they know worked and didn't have bugs. So, there is a good chance you will see this change in future RZ/A devices (or even other future Renesas SoC devices). To remove an unwanted feature adds additional design risk of breaking something else....and given the cost of redoing silicon mask layers...no engineer wants that mistake on their hands. > > +Example showing 2 clocks: > > + sdhi0: sd@e804e000 { > > + compatible = "renesas,sdhi-r7s72100"; > > + reg = <0xe804e000 0x100>; > > + interrupts = <GIC_SPI 270 IRQ_TYPE_LEVEL_HIGH > > + GIC_SPI 271 IRQ_TYPE_LEVEL_HIGH > > + GIC_SPI 272 IRQ_TYPE_LEVEL_HIGH>; > > + > > + clocks = <&mstp12_clks R7S72100_CLK_SDHI00>, > > + <&mstp12_clks R7S72100_CLK_SDHI01>; > > + clock-names = "core", "cd"; > > + cap-sd-highspeed; > > + cap-sdio-irq; > > + status = "disabled"; > > The last line seems a bit odd to include in an example. You're right. I'll take that out. Thanks, Chris
next prev parent reply other threads:[~2017-01-20 16:05 UTC|newest] Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top 2017-01-18 17:24 [PATCH v3 0/3] mmc: sh_mobile_sdhi: fix missing r7s72100 clocks Chris Brandt 2017-01-18 17:25 ` [PATCH v3 1/3] mmc: sh_mobile_sdhi: add support for 2 clocks Chris Brandt 2017-01-19 19:02 ` Wolfram Sang 2017-01-20 10:50 ` Ulf Hansson [not found] ` <CAPDyKFqO3YrDdKqOqJ=xKSH7uAiZ+rCPEDKMZ+c8Y5RKaVK4kg-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org> 2017-01-20 15:52 ` Chris Brandt 2017-01-20 15:52 ` Chris Brandt [not found] ` <SG2PR06MB1165089B50C28BFD333299CB8A710-ESzmfEwOt/xoAsOJh7vwSm0DtJ1/0DrXvxpqHgZTriW3zl9H0oFU5g@public.gmane.org> 2017-01-20 21:32 ` Wolfram Sang 2017-01-20 21:32 ` Wolfram Sang [not found] ` <20170118172502.13876-1-chris.brandt-zM6kxYcvzFBBDgjK7y7TUQ@public.gmane.org> 2017-01-18 17:25 ` [PATCH v3 2/3] mmc: sh_mobile_sdhi: explain clock bindings Chris Brandt 2017-01-18 17:25 ` Chris Brandt 2017-01-19 19:02 ` Wolfram Sang 2017-01-20 11:02 ` Ulf Hansson [not found] ` <CAPDyKFq9psGMnKUx+SM_QGt6OKoMHgNFop6ANagtLOLwsMTT8w-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org> 2017-01-20 16:05 ` Chris Brandt [this message] 2017-01-20 16:05 ` Chris Brandt 2017-01-20 17:12 ` Ulf Hansson 2017-01-20 18:51 ` Chris Brandt 2017-01-18 17:25 ` [PATCH v3 3/3] ARM: dts: r7s72100: update sdhi " Chris Brandt
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=SG2PR06MB1165B5BF4296DB866F3D418B8A710@SG2PR06MB1165.apcprd06.prod.outlook.com \ --to=chris.brandt-zm6kxycvzfbbdgjk7y7tuq@public.gmane.org \ --cc=devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \ --cc=geert-Td1EMuHUCqxL1ZNQvxDV9g@public.gmane.org \ --cc=horms-/R6kz+dDXgpPR4JQBCEnsQ@public.gmane.org \ --cc=linux-mmc-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \ --cc=linux-renesas-soc-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \ --cc=mark.rutland-5wv7dgnIgG8@public.gmane.org \ --cc=robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org \ --cc=ulf.hansson-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org \ --cc=wsa+renesas-jBu1N2QxHDJrcw3mvpCnnVaTQe2KTcn/@public.gmane.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.