From: Abel Vesa <abel.vesa@linaro.org> To: Johan Hovold <johan@kernel.org> Cc: "Andy Gross" <agross@kernel.org>, "Bjorn Andersson" <andersson@kernel.org>, "Konrad Dybcio" <konrad.dybcio@linaro.org>, "Rob Herring" <robh@kernel.org>, "Krzysztof Wilczyński" <kw@linux.com>, "Bjorn Helgaas" <bhelgaas@google.com>, "Krzysztof Kozlowski" <krzysztof.kozlowski+dt@linaro.org>, "Lorenzo Pieralisi" <lpieralisi@kernel.org>, "vkoul@kernel.org" <vkoul@kernel.org>, "Kishon Vijay Abraham I" <kishon@kernel.org>, "Manivannan Sadhasivam" <mani@kernel.org>, "Johan Hovold" <johan+linaro@kernel.org>, linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, "Linux Kernel Mailing List" <linux-kernel@vger.kernel.org>, "Neil Armstrong" <neil.armstrong@linaro.org> Subject: Re: [PATCH v7 12/12] arm64: dts: qcom: sm8550-mtp: Add PCIe PHYs and controllers nodes Date: Fri, 3 Feb 2023 12:36:05 +0200 [thread overview] Message-ID: <Y9zjlSl8+Dqqc/5z@linaro.org> (raw) In-Reply-To: <Y9zaT0SA5yahuBoW@hovoldconsulting.com> On 23-02-03 10:56:31, Johan Hovold wrote: > On Fri, Feb 03, 2023 at 10:18:07AM +0200, Abel Vesa wrote: > > Enable PCIe controllers and PHYs nodes on SM8550 MTP board. > > > > Co-developed-by: Neil Armstrong <neil.armstrong@linaro.org> > > Signed-off-by: Neil Armstrong <neil.armstrong@linaro.org> > > Signed-off-by: Abel Vesa <abel.vesa@linaro.org> > > --- > > > +&pcie_1_phy_aux_clk { > > + clock-frequency = <1000>; > > +}; > > + > > +&pcie0 { > > + wake-gpios = <&tlmm 96 GPIO_ACTIVE_HIGH>; > > + perst-gpios = <&tlmm 94 GPIO_ACTIVE_LOW>; > > + > > + pinctrl-names = "default"; > > + pinctrl-0 = <&pcie0_default_state>; > > + > > + status = "okay"; > > +}; > > + > > +&pcie0_phy { > > + vdda-phy-supply = <&vreg_l1e_0p88>; > > + vdda-pll-supply = <&vreg_l3e_1p2>; > > Super nit: add newline for consistency. > > > + status = "okay"; > > +}; > > + > > +&pcie1 { > > + wake-gpios = <&tlmm 99 GPIO_ACTIVE_HIGH>; > > + perst-gpios = <&tlmm 97 GPIO_ACTIVE_LOW>; > > Neither controller needs the new enable gpio? Nope, none of the controllers need it. > > > + > > + pinctrl-names = "default"; > > + pinctrl-0 = <&pcie1_default_state>; > > + > > + status = "okay"; > > +}; > > + > > +&pcie1_phy { > > + vdda-phy-supply = <&vreg_l3c_0p91>; > > + vdda-pll-supply = <&vreg_l3e_1p2>; > > + vdda-qref-supply = <&vreg_l1e_0p88>; > > + > > + status = "okay"; > > +}; > > + > > &pm8550_gpios { > > sdc2_card_det_n: sdc2-card-det-state { > > pins = "gpio12"; > > Johan
WARNING: multiple messages have this Message-ID (diff)
From: Abel Vesa <abel.vesa@linaro.org> To: Johan Hovold <johan@kernel.org> Cc: "Andy Gross" <agross@kernel.org>, "Bjorn Andersson" <andersson@kernel.org>, "Konrad Dybcio" <konrad.dybcio@linaro.org>, "Rob Herring" <robh@kernel.org>, "Krzysztof Wilczyński" <kw@linux.com>, "Bjorn Helgaas" <bhelgaas@google.com>, "Krzysztof Kozlowski" <krzysztof.kozlowski+dt@linaro.org>, "Lorenzo Pieralisi" <lpieralisi@kernel.org>, "vkoul@kernel.org" <vkoul@kernel.org>, "Kishon Vijay Abraham I" <kishon@kernel.org>, "Manivannan Sadhasivam" <mani@kernel.org>, "Johan Hovold" <johan+linaro@kernel.org>, linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, "Linux Kernel Mailing List" <linux-kernel@vger.kernel.org>, "Neil Armstrong" <neil.armstrong@linaro.org> Subject: Re: [PATCH v7 12/12] arm64: dts: qcom: sm8550-mtp: Add PCIe PHYs and controllers nodes Date: Fri, 3 Feb 2023 12:36:05 +0200 [thread overview] Message-ID: <Y9zjlSl8+Dqqc/5z@linaro.org> (raw) In-Reply-To: <Y9zaT0SA5yahuBoW@hovoldconsulting.com> On 23-02-03 10:56:31, Johan Hovold wrote: > On Fri, Feb 03, 2023 at 10:18:07AM +0200, Abel Vesa wrote: > > Enable PCIe controllers and PHYs nodes on SM8550 MTP board. > > > > Co-developed-by: Neil Armstrong <neil.armstrong@linaro.org> > > Signed-off-by: Neil Armstrong <neil.armstrong@linaro.org> > > Signed-off-by: Abel Vesa <abel.vesa@linaro.org> > > --- > > > +&pcie_1_phy_aux_clk { > > + clock-frequency = <1000>; > > +}; > > + > > +&pcie0 { > > + wake-gpios = <&tlmm 96 GPIO_ACTIVE_HIGH>; > > + perst-gpios = <&tlmm 94 GPIO_ACTIVE_LOW>; > > + > > + pinctrl-names = "default"; > > + pinctrl-0 = <&pcie0_default_state>; > > + > > + status = "okay"; > > +}; > > + > > +&pcie0_phy { > > + vdda-phy-supply = <&vreg_l1e_0p88>; > > + vdda-pll-supply = <&vreg_l3e_1p2>; > > Super nit: add newline for consistency. > > > + status = "okay"; > > +}; > > + > > +&pcie1 { > > + wake-gpios = <&tlmm 99 GPIO_ACTIVE_HIGH>; > > + perst-gpios = <&tlmm 97 GPIO_ACTIVE_LOW>; > > Neither controller needs the new enable gpio? Nope, none of the controllers need it. > > > + > > + pinctrl-names = "default"; > > + pinctrl-0 = <&pcie1_default_state>; > > + > > + status = "okay"; > > +}; > > + > > +&pcie1_phy { > > + vdda-phy-supply = <&vreg_l3c_0p91>; > > + vdda-pll-supply = <&vreg_l3e_1p2>; > > + vdda-qref-supply = <&vreg_l1e_0p88>; > > + > > + status = "okay"; > > +}; > > + > > &pm8550_gpios { > > sdc2_card_det_n: sdc2-card-det-state { > > pins = "gpio12"; > > Johan -- linux-phy mailing list linux-phy@lists.infradead.org https://lists.infradead.org/mailman/listinfo/linux-phy
next prev parent reply other threads:[~2023-02-03 10:36 UTC|newest] Thread overview: 58+ messages / expand[flat|nested] mbox.gz Atom feed top 2023-02-03 8:17 [PATCH v7 00/12] sm8550: Add PCIe HC and PHY support Abel Vesa 2023-02-03 8:17 ` Abel Vesa 2023-02-03 8:17 ` [PATCH v7 01/12] dt-bindings: phy: Add QMP PCIe PHY comptible for SM8550 Abel Vesa 2023-02-03 8:17 ` Abel Vesa 2023-02-03 8:33 ` Johan Hovold 2023-02-03 8:33 ` Johan Hovold 2023-02-03 8:17 ` [PATCH v7 02/12] phy: qcom-qmp: pcs: Add v6 register offsets Abel Vesa 2023-02-03 8:17 ` Abel Vesa 2023-02-03 8:17 ` [PATCH v7 03/12] phy: qcom-qmp: pcs: Add v6.20 " Abel Vesa 2023-02-03 8:17 ` Abel Vesa 2023-02-03 8:17 ` [PATCH v7 04/12] phy: qcom-qmp: pcs-pcie: Add v6 " Abel Vesa 2023-02-03 8:17 ` Abel Vesa 2023-02-03 8:18 ` [PATCH v7 05/12] phy: qcom-qmp: pcs-pcie: Add v6.20 " Abel Vesa 2023-02-03 8:18 ` Abel Vesa 2023-02-03 8:18 ` [PATCH v7 06/12] phy: qcom-qmp: qserdes-txrx: " Abel Vesa 2023-02-03 8:18 ` Abel Vesa 2023-02-03 8:18 ` [PATCH v7 07/12] phy: qcom-qmp: qserdes-lane-shared: Add v6 " Abel Vesa 2023-02-03 8:18 ` Abel Vesa 2023-02-03 8:18 ` [PATCH v7 08/12] phy: qcom-qmp-pcie: Add support for SM8550 g3x2 and g4x2 PCIEs Abel Vesa 2023-02-03 8:18 ` Abel Vesa 2023-02-03 9:33 ` Johan Hovold 2023-02-03 9:33 ` Johan Hovold 2023-02-06 14:05 ` Abel Vesa 2023-02-06 14:05 ` Abel Vesa 2023-02-08 16:35 ` Johan Hovold 2023-02-08 16:35 ` Johan Hovold 2023-02-03 8:18 ` [PATCH v7 09/12] dt-bindings: PCI: qcom: Add SM8550 compatible Abel Vesa 2023-02-03 8:18 ` Abel Vesa 2023-02-03 9:35 ` Johan Hovold 2023-02-03 9:35 ` Johan Hovold 2023-02-03 10:03 ` Johan Hovold 2023-02-03 10:03 ` Johan Hovold 2023-02-03 10:35 ` Abel Vesa 2023-02-03 10:35 ` Abel Vesa 2023-02-03 8:18 ` [PATCH v7 10/12] PCI: qcom: Add SM8550 PCIe support Abel Vesa 2023-02-03 8:18 ` Abel Vesa 2023-02-03 9:49 ` Johan Hovold 2023-02-03 9:49 ` Johan Hovold 2023-02-06 15:11 ` Abel Vesa 2023-02-06 15:11 ` Abel Vesa 2023-02-08 16:40 ` Johan Hovold 2023-02-08 16:40 ` Johan Hovold 2023-02-08 17:10 ` Abel Vesa 2023-02-08 17:10 ` Abel Vesa 2023-02-08 17:11 ` Abel Vesa 2023-02-08 17:11 ` Abel Vesa 2023-02-08 17:14 ` Johan Hovold 2023-02-08 17:14 ` Johan Hovold 2023-02-03 8:18 ` [PATCH v7 11/12] arm64: dts: qcom: sm8550: Add PCIe PHYs and controllers nodes Abel Vesa 2023-02-03 8:18 ` Abel Vesa 2023-02-03 9:50 ` Johan Hovold 2023-02-03 9:50 ` Johan Hovold 2023-02-03 8:18 ` [PATCH v7 12/12] arm64: dts: qcom: sm8550-mtp: " Abel Vesa 2023-02-03 8:18 ` Abel Vesa 2023-02-03 9:56 ` Johan Hovold 2023-02-03 9:56 ` Johan Hovold 2023-02-03 10:36 ` Abel Vesa [this message] 2023-02-03 10:36 ` Abel Vesa
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=Y9zjlSl8+Dqqc/5z@linaro.org \ --to=abel.vesa@linaro.org \ --cc=agross@kernel.org \ --cc=andersson@kernel.org \ --cc=bhelgaas@google.com \ --cc=devicetree@vger.kernel.org \ --cc=johan+linaro@kernel.org \ --cc=johan@kernel.org \ --cc=kishon@kernel.org \ --cc=konrad.dybcio@linaro.org \ --cc=krzysztof.kozlowski+dt@linaro.org \ --cc=kw@linux.com \ --cc=linux-arm-msm@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-pci@vger.kernel.org \ --cc=linux-phy@lists.infradead.org \ --cc=lpieralisi@kernel.org \ --cc=mani@kernel.org \ --cc=neil.armstrong@linaro.org \ --cc=robh@kernel.org \ --cc=vkoul@kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.