* [U-Boot] [PATCH] 85xx: Enable the DDR3 SPD support for P2020DS board
@ 2009-06-12 23:27 Dave Liu
2009-11-22 20:17 ` Wolfgang Denk
0 siblings, 1 reply; 2+ messages in thread
From: Dave Liu @ 2009-06-12 23:27 UTC (permalink / raw)
To: u-boot
* The ELPIDA 2GB unbuffered DDR3 SDRAM DIMMs - EBJ21EE8BAFA-AE-E
600MT/s, 667MT/s and 800MT/s passed on P2020DS
* Micron 1GB unbuffered DDR3 SDRAM DIMMs - MT9JSF12872AY-1G4D1
600MT/s, 667MT/s and 800MT/s passed on P2020DS
Signed-off-by: Dave Liu <daveliu@freescale.com>
Signed-off-by: Travis Wheatley <Travis.Wheatley@freescale.com>
---
board/freescale/p2020ds/ddr.c | 34 ++++++++++++++++------------------
include/configs/P2020DS.h | 6 ++++--
2 files changed, 20 insertions(+), 20 deletions(-)
diff --git a/board/freescale/p2020ds/ddr.c b/board/freescale/p2020ds/ddr.c
index b9c0cb2..aaff6e8 100644
--- a/board/freescale/p2020ds/ddr.c
+++ b/board/freescale/p2020ds/ddr.c
@@ -51,27 +51,21 @@ typedef struct {
* cpo 2-0x1E (30)
*/
-
-/* XXX: these values need to be checked for all interleaving modes. */
-/* XXX: No reliable dual-rank 800 MHz setting has been found. It may
- * seem reliable, but errors will appear when memory intensive
- * program is run. */
-/* XXX: Single rank at 800 MHz is OK. */
const board_specific_parameters_t board_specific_parameters[][20] = {
{
/* memory controller 0 */
- /* lo| hi| num| clk| cpo|wrdata|2T */
- /* mhz| mhz|ranks|adjst| | delay| */
- { 0, 333, 2, 6, 7, 3, 0},
- {334, 400, 2, 6, 9, 3, 0},
- {401, 549, 2, 6, 11, 3, 0},
- {550, 680, 2, 1, 10, 5, 0},
- {681, 850, 2, 1, 12, 5, 1},
- { 0, 333, 1, 6, 7, 3, 0},
- {334, 400, 1, 6, 9, 3, 0},
- {401, 549, 1, 6, 11, 3, 0},
- {550, 680, 1, 1, 10, 5, 0},
- {681, 850, 1, 1, 12, 5, 0}
+ /* lo| hi| num| clk| cpo|wrdata|2T */
+ /* mhz| mhz|ranks|adjst| | delay| */
+ { 0, 333, 2, 4, 0x1f, 2, 0},
+ {334, 400, 2, 4, 0x1f, 2, 0},
+ {401, 549, 2, 4, 0x1f, 2, 0},
+ {550, 680, 2, 4, 0x1f, 3, 0},
+ {681, 850, 2, 4, 0x1f, 4, 0},
+ { 0, 333, 1, 4, 0x1f, 2, 0},
+ {334, 400, 1, 4, 0x1f, 2, 0},
+ {401, 549, 1, 4, 0x1f, 2, 0},
+ {550, 680, 1, 4, 0x1f, 3, 0},
+ {681, 850, 1, 4, 0x1f, 4, 0}
},
};
@@ -127,4 +121,8 @@ void fsl_ddr_board_options(memctl_options_t *popts,
* - number of DIMMs installed
*/
popts->half_strength_driver_enable = 0;
+ /*
+ * Disable write leveling
+ */
+ popts->wrlvl_en = 0;
}
diff --git a/include/configs/P2020DS.h b/include/configs/P2020DS.h
index e4119e3..0564242 100644
--- a/include/configs/P2020DS.h
+++ b/include/configs/P2020DS.h
@@ -82,8 +82,8 @@ extern unsigned long calculate_board_ddr_clk(unsigned long dummy);
#define CONFIG_SYS_NUM_ADDR_MAP 16 /* number of TLB1 entries */
#endif
-#define CONFIG_SYS_MEMTEST_START 0x00000000 /* memtest works on */
-#define CONFIG_SYS_MEMTEST_END 0x7fffffff
+#define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest works on */
+#define CONFIG_SYS_MEMTEST_END 0x00400000
#define CONFIG_PANIC_HANG /* do not reset board on panic */
/*
@@ -121,6 +121,8 @@ extern unsigned long calculate_board_ddr_clk(unsigned long dummy);
#define CONFIG_CHIP_SELECTS_PER_CTRL 2
/* I2C addresses of SPD EEPROMs */
+#define CONFIG_SPD_EEPROM
+#define CONFIG_DDR_SPD
#define CONFIG_SYS_SPD_BUS_NUM 0 /* SPD EEPROM located on I2C bus 0 */
#define SPD_EEPROM_ADDRESS1 0x51 /* CTLR 0 DIMM 0 */
--
1.5.4
^ permalink raw reply related [flat|nested] 2+ messages in thread
* [U-Boot] [PATCH] 85xx: Enable the DDR3 SPD support for P2020DS board
2009-06-12 23:27 [U-Boot] [PATCH] 85xx: Enable the DDR3 SPD support for P2020DS board Dave Liu
@ 2009-11-22 20:17 ` Wolfgang Denk
0 siblings, 0 replies; 2+ messages in thread
From: Wolfgang Denk @ 2009-11-22 20:17 UTC (permalink / raw)
To: u-boot
Dear Andy & Kumar,
In message <1244849221-17692-1-git-send-email-daveliu@freescale.com> Dave Liu wrote:
> * The ELPIDA 2GB unbuffered DDR3 SDRAM DIMMs - EBJ21EE8BAFA-AE-E
> 600MT/s, 667MT/s and 800MT/s passed on P2020DS
> * Micron 1GB unbuffered DDR3 SDRAM DIMMs - MT9JSF12872AY-1G4D1
> 600MT/s, 667MT/s and 800MT/s passed on P2020DS
>
> Signed-off-by: Dave Liu <daveliu@freescale.com>
> Signed-off-by: Travis Wheatley <Travis.Wheatley@freescale.com>
> ---
> board/freescale/p2020ds/ddr.c | 34 ++++++++++++++++------------------
> include/configs/P2020DS.h | 6 ++++--
> 2 files changed, 20 insertions(+), 20 deletions(-)
Please check the status of this patch:
http://thread.gmane.org/gmane.comp.boot-loaders.u-boot/61457
Best regards,
Wolfgang Denk
--
DENX Software Engineering GmbH, MD: Wolfgang Denk & Detlev Zundel
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: (+49)-8142-66989-10 Fax: (+49)-8142-66989-80 Email: wd at denx.de
Death, when unnecessary, is a tragic thing.
-- Flint, "Requiem for Methuselah", stardate 5843.7
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2009-11-22 20:17 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2009-06-12 23:27 [U-Boot] [PATCH] 85xx: Enable the DDR3 SPD support for P2020DS board Dave Liu
2009-11-22 20:17 ` Wolfgang Denk
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.