All of lore.kernel.org
 help / color / mirror / Atom feed
* [PATCH -tip] x86: cpu/proc.c allow access to cache alignment and address sizes for 32 bit
@ 2009-06-13 19:29 Jaswinder Singh Rajput
  2009-06-13 21:03 ` [tip:x86/cpu] x86, cpu: cpu/proc.c display " tip-bot for Jaswinder Singh Rajput
  0 siblings, 1 reply; 2+ messages in thread
From: Jaswinder Singh Rajput @ 2009-06-13 19:29 UTC (permalink / raw)
  To: Ingo Molnar, H. Peter Anvin, x86 maintainers, LKML


32 bit can also access x86_cache_alignment, x86_phys_bits and x86_virt_bits

Signed-off-by: Jaswinder Singh Rajput <jaswinderrajput@gmail.com>
---
 arch/x86/kernel/cpu/proc.c |    2 --
 1 files changed, 0 insertions(+), 2 deletions(-)

diff --git a/arch/x86/kernel/cpu/proc.c b/arch/x86/kernel/cpu/proc.c
index d5e3039..f82706a 100644
--- a/arch/x86/kernel/cpu/proc.c
+++ b/arch/x86/kernel/cpu/proc.c
@@ -116,11 +116,9 @@ static int show_cpuinfo(struct seq_file *m, void *v)
 		seq_printf(m, "TLB size\t: %d 4K pages\n", c->x86_tlbsize);
 #endif
 	seq_printf(m, "clflush size\t: %u\n", c->x86_clflush_size);
-#ifdef CONFIG_X86_64
 	seq_printf(m, "cache_alignment\t: %d\n", c->x86_cache_alignment);
 	seq_printf(m, "address sizes\t: %u bits physical, %u bits virtual\n",
 		   c->x86_phys_bits, c->x86_virt_bits);
-#endif
 
 	seq_printf(m, "power management:");
 	for (i = 0; i < 32; i++) {
-- 
1.6.0.6




^ permalink raw reply related	[flat|nested] 2+ messages in thread

end of thread, other threads:[~2009-06-13 21:04 UTC | newest]

Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2009-06-13 19:29 [PATCH -tip] x86: cpu/proc.c allow access to cache alignment and address sizes for 32 bit Jaswinder Singh Rajput
2009-06-13 21:03 ` [tip:x86/cpu] x86, cpu: cpu/proc.c display " tip-bot for Jaswinder Singh Rajput

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.