From: Roy Zang <tie-fei.zang@freescale.com> To: linux-mmc@vger.kernel.org Cc: linuxppc-dev@lists.ozlabs.org, cbouatmailru@gmail.com, akpm@linux-foundation.org, Roy Zang <tie-fei.zang@freescale.com> Subject: [PATCH 3/3] eSDHC: fix incorrect default value of the capabilities register on P4080 Date: Tue, 5 Jul 2011 12:19:03 +0800 [thread overview] Message-ID: <1309839543-6031-3-git-send-email-tie-fei.zang@freescale.com> (raw) In-Reply-To: <1309839543-6031-2-git-send-email-tie-fei.zang@freescale.com> P4080 eSDHC errata 12 describes incorrect default value of the the host controller capabilities register. The default value of the VS18 and VS30 fields in the host controller capabilities register (HOSTCAPBLT) are incorrect. The default of these bits should be zero instead of one in the eSDHC logic. This patch adds the workaround for these errata. Signed-off-by: Roy Zang <tie-fei.zang@freescale.com> --- drivers/mmc/host/sdhci-of-core.c | 3 +++ drivers/mmc/host/sdhci.c | 6 ++++++ include/linux/mmc/sdhci.h | 4 ++++ 3 files changed, 13 insertions(+), 0 deletions(-) diff --git a/drivers/mmc/host/sdhci-of-core.c b/drivers/mmc/host/sdhci-of-core.c index fede43d..9bdd30d 100644 --- a/drivers/mmc/host/sdhci-of-core.c +++ b/drivers/mmc/host/sdhci-of-core.c @@ -182,6 +182,9 @@ static int __devinit sdhci_of_probe(struct platform_device *ofdev) if (of_device_is_compatible(np, "fsl,esdhc")) host->quirks |= SDHCI_QUIRK_QORIQ_PROCTL_WEIRD; + if (of_device_is_compatible(np, "fsl,p4080-esdhc")) + host->quirks |= SDHCI_QUIRK_QORIQ_HOSTCAPBLT_ONLY_VS33; + clk = of_get_property(np, "clock-frequency", &size); if (clk && size == sizeof(*clk) && *clk) of_host->clock = be32_to_cpup(clk); diff --git a/drivers/mmc/host/sdhci.c b/drivers/mmc/host/sdhci.c index 77174e5..7e0b4cd 100644 --- a/drivers/mmc/host/sdhci.c +++ b/drivers/mmc/host/sdhci.c @@ -2396,6 +2396,12 @@ int sdhci_add_host(struct sdhci_host *host) caps[1] = (host->version >= SDHCI_SPEC_300) ? sdhci_readl(host, SDHCI_CAPABILITIES_1) : 0; + /* Make sure clean the VS18 and VS30 bit. P4080 incorrectly + * set the voltage capability bits + */ + if (host->quirks & SDHCI_QUIRK_QORIQ_HOSTCAPBLT_ONLY_VS33) + caps[0] &= ~(SDHCI_CAN_VDD_180 | SDHCI_CAN_VDD_300); + if (host->quirks & SDHCI_QUIRK_FORCE_DMA) host->flags |= SDHCI_USE_SDMA; else if (!(caps[0] & SDHCI_CAN_DO_SDMA)) diff --git a/include/linux/mmc/sdhci.h b/include/linux/mmc/sdhci.h index d87abc7..7ffd458 100644 --- a/include/linux/mmc/sdhci.h +++ b/include/linux/mmc/sdhci.h @@ -89,6 +89,10 @@ struct sdhci_host { #define SDHCI_QUIRK_UNSTABLE_RO_DETECT (1U<<31) /* Controller has weird bit setting for Protocol Control Register */ #define SDHCI_QUIRK_QORIQ_PROCTL_WEIRD (0x100000000U) +/* Controller can only supports 3.3V, but the capabilities register + * has incorrect set 1.8V and 3.0V + */ +#define SDHCI_QUIRK_QORIQ_HOSTCAPBLT_ONLY_VS33 (0x200000000U) int irq; /* Device IRQ */ void __iomem *ioaddr; /* Mapped address */ -- 1.6.0.6
WARNING: multiple messages have this Message-ID (diff)
From: Roy Zang <tie-fei.zang@freescale.com> To: <linux-mmc@vger.kernel.org> Cc: akpm@linux-foundation.org, linuxppc-dev@lists.ozlabs.org Subject: [PATCH 3/3] eSDHC: fix incorrect default value of the capabilities register on P4080 Date: Tue, 5 Jul 2011 12:19:03 +0800 [thread overview] Message-ID: <1309839543-6031-3-git-send-email-tie-fei.zang@freescale.com> (raw) In-Reply-To: <1309839543-6031-2-git-send-email-tie-fei.zang@freescale.com> P4080 eSDHC errata 12 describes incorrect default value of the the host controller capabilities register. The default value of the VS18 and VS30 fields in the host controller capabilities register (HOSTCAPBLT) are incorrect. The default of these bits should be zero instead of one in the eSDHC logic. This patch adds the workaround for these errata. Signed-off-by: Roy Zang <tie-fei.zang@freescale.com> --- drivers/mmc/host/sdhci-of-core.c | 3 +++ drivers/mmc/host/sdhci.c | 6 ++++++ include/linux/mmc/sdhci.h | 4 ++++ 3 files changed, 13 insertions(+), 0 deletions(-) diff --git a/drivers/mmc/host/sdhci-of-core.c b/drivers/mmc/host/sdhci-of-core.c index fede43d..9bdd30d 100644 --- a/drivers/mmc/host/sdhci-of-core.c +++ b/drivers/mmc/host/sdhci-of-core.c @@ -182,6 +182,9 @@ static int __devinit sdhci_of_probe(struct platform_device *ofdev) if (of_device_is_compatible(np, "fsl,esdhc")) host->quirks |= SDHCI_QUIRK_QORIQ_PROCTL_WEIRD; + if (of_device_is_compatible(np, "fsl,p4080-esdhc")) + host->quirks |= SDHCI_QUIRK_QORIQ_HOSTCAPBLT_ONLY_VS33; + clk = of_get_property(np, "clock-frequency", &size); if (clk && size == sizeof(*clk) && *clk) of_host->clock = be32_to_cpup(clk); diff --git a/drivers/mmc/host/sdhci.c b/drivers/mmc/host/sdhci.c index 77174e5..7e0b4cd 100644 --- a/drivers/mmc/host/sdhci.c +++ b/drivers/mmc/host/sdhci.c @@ -2396,6 +2396,12 @@ int sdhci_add_host(struct sdhci_host *host) caps[1] = (host->version >= SDHCI_SPEC_300) ? sdhci_readl(host, SDHCI_CAPABILITIES_1) : 0; + /* Make sure clean the VS18 and VS30 bit. P4080 incorrectly + * set the voltage capability bits + */ + if (host->quirks & SDHCI_QUIRK_QORIQ_HOSTCAPBLT_ONLY_VS33) + caps[0] &= ~(SDHCI_CAN_VDD_180 | SDHCI_CAN_VDD_300); + if (host->quirks & SDHCI_QUIRK_FORCE_DMA) host->flags |= SDHCI_USE_SDMA; else if (!(caps[0] & SDHCI_CAN_DO_SDMA)) diff --git a/include/linux/mmc/sdhci.h b/include/linux/mmc/sdhci.h index d87abc7..7ffd458 100644 --- a/include/linux/mmc/sdhci.h +++ b/include/linux/mmc/sdhci.h @@ -89,6 +89,10 @@ struct sdhci_host { #define SDHCI_QUIRK_UNSTABLE_RO_DETECT (1U<<31) /* Controller has weird bit setting for Protocol Control Register */ #define SDHCI_QUIRK_QORIQ_PROCTL_WEIRD (0x100000000U) +/* Controller can only supports 3.3V, but the capabilities register + * has incorrect set 1.8V and 3.0V + */ +#define SDHCI_QUIRK_QORIQ_HOSTCAPBLT_ONLY_VS33 (0x200000000U) int irq; /* Device IRQ */ void __iomem *ioaddr; /* Mapped address */ -- 1.6.0.6
next prev parent reply other threads:[~2011-07-05 3:40 UTC|newest] Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top 2011-07-05 4:19 [PATCH 1/3] eSDHC: Access Freescale eSDHC registers by 32-bit Roy Zang 2011-07-05 4:19 ` Roy Zang 2011-07-05 4:19 ` [PATCH 2/3] eSDHC: Fix errors when booting kernel with fsl esdhc Roy Zang 2011-07-05 4:19 ` Roy Zang 2011-07-05 4:19 ` Roy Zang [this message] 2011-07-05 4:19 ` [PATCH 3/3] eSDHC: fix incorrect default value of the capabilities register on P4080 Roy Zang 2011-07-05 10:18 ` Anton Vorontsov 2011-07-05 10:18 ` Anton Vorontsov 2011-07-18 5:01 ` Zang Roy-R61911 2011-07-18 5:01 ` Zang Roy-R61911 2011-07-05 6:17 ` [PATCH 2/3] eSDHC: Fix errors when booting kernel with fsl esdhc S, Venkatraman 2011-07-05 6:17 ` S, Venkatraman 2011-07-18 6:01 ` Zang Roy-R61911 2011-07-18 6:01 ` Zang Roy-R61911 2011-07-19 15:58 ` S, Venkatraman 2011-07-20 9:29 ` Zang Roy-R61911 2011-07-20 9:29 ` Zang Roy-R61911
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1309839543-6031-3-git-send-email-tie-fei.zang@freescale.com \ --to=tie-fei.zang@freescale.com \ --cc=akpm@linux-foundation.org \ --cc=cbouatmailru@gmail.com \ --cc=linux-mmc@vger.kernel.org \ --cc=linuxppc-dev@lists.ozlabs.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.