All of lore.kernel.org
 help / color / mirror / Atom feed
* [lm-sensors] [PATCH 1/5] hwmon: (coretemp) Drop dependency on PCI for TjMax detection on Atom CPUs
@ 2012-10-09 21:08 Guenter Roeck
  2012-10-10 13:44 ` [lm-sensors] [PATCH 1/5] hwmon: (coretemp) Drop dependency on PCI for TjMax detection on Atom CP Jean Delvare
                   ` (6 more replies)
  0 siblings, 7 replies; 8+ messages in thread
From: Guenter Roeck @ 2012-10-09 21:08 UTC (permalink / raw)
  To: lm-sensors

So far, we use the NM10 Express Chipset PCI chip ID to detect TjMax for
Atom CPUs with model 0x1c. As it turns out, we can use the CPU stepping
(x86_mask) for the same purpose; stepping is 10 for all model 0x1c CPUs
with TjMax of 100 degrees C. This was verified by checking the output of
/proc/cpuinfo for the respective CPUs (D4xx, D5xx, N4xx, N5xx).

Other CPUs currently covered by the same code (Exx, Z6xx, Z2460) are not
supported by the NM10 Express Chipset. Most of those CPUs have TjMax of 90
degrees C, except for E6xxT models which have a TjMax of 110 degrees C.
E6xxT CPUs can however not be detected by software.

Calculate TjMax for Atom CPUs as follows:

ID	Stepping	TjMax		Models
0x1c	10		100		D4xx, N4xx, D5xx, N5xx
0x1c	not 10		90		Z5xx, N2xx, 230, 330, others
0x26	-		90		Atom Tunnel Creek (Exx),
					Lincroft (Z6xx)
0x27	-		90		Atom Medfield (Z2460)
0x36	-		100000		Atom Cedar Trail (N2xxx, D2xxx)

and drop the module dependency on PCI.

Signed-off-by: Guenter Roeck <linux@roeck-us.net>
---
Stepping information for model 0x1c CPUs was found in FreeBSD,
Open Hardware Monitor, and HWSensors.

 drivers/hwmon/Kconfig    |    2 +-
 drivers/hwmon/coretemp.c |   37 +++++++++++++++----------------------
 2 files changed, 16 insertions(+), 23 deletions(-)

diff --git a/drivers/hwmon/Kconfig b/drivers/hwmon/Kconfig
index c74e73b..0a4c790 100644
--- a/drivers/hwmon/Kconfig
+++ b/drivers/hwmon/Kconfig
@@ -465,7 +465,7 @@ config SENSORS_HIH6130
 
 config SENSORS_CORETEMP
 	tristate "Intel Core/Core2/Atom temperature sensor"
-	depends on X86 && PCI
+	depends on X86
 	help
 	  If you say yes here you get support for the temperature
 	  sensor inside your CPU. Most of the family 6 CPUs
diff --git a/drivers/hwmon/coretemp.c b/drivers/hwmon/coretemp.c
index 984a3f1..1937cd4 100644
--- a/drivers/hwmon/coretemp.c
+++ b/drivers/hwmon/coretemp.c
@@ -34,7 +34,6 @@
 #include <linux/list.h>
 #include <linux/platform_device.h>
 #include <linux/cpu.h>
-#include <linux/pci.h>
 #include <linux/smp.h>
 #include <linux/moduleparam.h>
 #include <asm/msr.h>
@@ -219,7 +218,6 @@ static int __cpuinit adjust_tjmax(struct cpuinfo_x86 *c, u32 id,
 	int usemsr_ee = 1;
 	int err;
 	u32 eax, edx;
-	struct pci_dev *host_bridge;
 	int i;
 
 	/* explicit tjmax table entries override heuristics */
@@ -228,31 +226,26 @@ static int __cpuinit adjust_tjmax(struct cpuinfo_x86 *c, u32 id,
 			return tjmax_table[i].tjmax;
 	}
 
-	/* Early chips have no MSR for TjMax */
-
-	if (c->x86_model = 0xf && c->x86_mask < 4)
-		usemsr_ee = 0;
-
 	/* Atom CPUs */
 
-	if (c->x86_model = 0x1c || c->x86_model = 0x26
-	    || c->x86_model = 0x27) {
-		usemsr_ee = 0;
-
-		host_bridge = pci_get_bus_and_slot(0, PCI_DEVFN(0, 0));
+	if (c->x86_model = 0x1c) {
+		/*
+		 * TjMax for stepping 10 CPUs (N4xx, N5xx, D4xx, D5xx)
+		 * is 100 degrees C, for all others it is 90 degrees C.
+		 */
+		if (c->x86_mask = 10)
+			return 100000;
+		return 90000;
+	} else if (c->x86_model = 0x26 || c->x86_model = 0x27) {
+		return 90000;
+	} else if (c->x86_model = 0x36) {
+		return 100000;
+	}
 
-		if (host_bridge && host_bridge->vendor = PCI_VENDOR_ID_INTEL
-		    && (host_bridge->device = 0xa000	/* NM10 based nettop */
-		    || host_bridge->device = 0xa010))	/* NM10 based netbook */
-			tjmax = 100000;
-		else
-			tjmax = 90000;
+	/* Early chips have no MSR for TjMax */
 
-		pci_dev_put(host_bridge);
-	} else if (c->x86_model = 0x36) {
+	if (c->x86_model = 0xf && c->x86_mask < 4)
 		usemsr_ee = 0;
-		tjmax = 100000;
-	}
 
 	if (c->x86_model > 0xe && usemsr_ee) {
 		u8 platform_id;
-- 
1.7.9.7


_______________________________________________
lm-sensors mailing list
lm-sensors@lm-sensors.org
http://lists.lm-sensors.org/mailman/listinfo/lm-sensors

^ permalink raw reply related	[flat|nested] 8+ messages in thread

* Re: [lm-sensors] [PATCH 1/5] hwmon: (coretemp) Drop dependency on PCI for TjMax detection on Atom CP
  2012-10-09 21:08 [lm-sensors] [PATCH 1/5] hwmon: (coretemp) Drop dependency on PCI for TjMax detection on Atom CPUs Guenter Roeck
@ 2012-10-10 13:44 ` Jean Delvare
  2012-10-10 13:52 ` Guenter Roeck
                   ` (5 subsequent siblings)
  6 siblings, 0 replies; 8+ messages in thread
From: Jean Delvare @ 2012-10-10 13:44 UTC (permalink / raw)
  To: lm-sensors

On Tue,  9 Oct 2012 14:08:59 -0700, Guenter Roeck wrote:
> So far, we use the NM10 Express Chipset PCI chip ID to detect TjMax for
> Atom CPUs with model 0x1c. As it turns out, we can use the CPU stepping
> (x86_mask) for the same purpose; stepping is 10 for all model 0x1c CPUs
> with TjMax of 100 degrees C. This was verified by checking the output of
> /proc/cpuinfo for the respective CPUs (D4xx, D5xx, N4xx, N5xx).
> 
> Other CPUs currently covered by the same code (Exx, Z6xx, Z2460) are not
> supported by the NM10 Express Chipset. Most of those CPUs have TjMax of 90
> degrees C, except for E6xxT models which have a TjMax of 110 degrees C.
> E6xxT CPUs can however not be detected by software.
> 
> Calculate TjMax for Atom CPUs as follows:
> 
> ID	Stepping	TjMax		Models
> 0x1c	10		100		D4xx, N4xx, D5xx, N5xx
> 0x1c	not 10		90		Z5xx, N2xx, 230, 330, others

Documentation/hwmon/coretemp says 125°C for Atom 230 and 330. N5xx
aren't listed in this document BTW.

> 0x26	-		90		Atom Tunnel Creek (Exx),
> 					Lincroft (Z6xx)
> 0x27	-		90		Atom Medfield (Z2460)
> 0x36	-		100000		Atom Cedar Trail (N2xxx, D2xxx)

You mean 100.

> 
> and drop the module dependency on PCI.
> 
> Signed-off-by: Guenter Roeck <linux@roeck-us.net>
> ---
> Stepping information for model 0x1c CPUs was found in FreeBSD,
> Open Hardware Monitor, and HWSensors.
> 
>  drivers/hwmon/Kconfig    |    2 +-
>  drivers/hwmon/coretemp.c |   37 +++++++++++++++----------------------
>  2 files changed, 16 insertions(+), 23 deletions(-)
> 
> diff --git a/drivers/hwmon/Kconfig b/drivers/hwmon/Kconfig
> index c74e73b..0a4c790 100644
> --- a/drivers/hwmon/Kconfig
> +++ b/drivers/hwmon/Kconfig
> @@ -465,7 +465,7 @@ config SENSORS_HIH6130
>  
>  config SENSORS_CORETEMP
>  	tristate "Intel Core/Core2/Atom temperature sensor"
> -	depends on X86 && PCI
> +	depends on X86
>  	help
>  	  If you say yes here you get support for the temperature
>  	  sensor inside your CPU. Most of the family 6 CPUs
> diff --git a/drivers/hwmon/coretemp.c b/drivers/hwmon/coretemp.c
> index 984a3f1..1937cd4 100644
> --- a/drivers/hwmon/coretemp.c
> +++ b/drivers/hwmon/coretemp.c
> @@ -34,7 +34,6 @@
>  #include <linux/list.h>
>  #include <linux/platform_device.h>
>  #include <linux/cpu.h>
> -#include <linux/pci.h>
>  #include <linux/smp.h>
>  #include <linux/moduleparam.h>
>  #include <asm/msr.h>
> @@ -219,7 +218,6 @@ static int __cpuinit adjust_tjmax(struct cpuinfo_x86 *c, u32 id,
>  	int usemsr_ee = 1;
>  	int err;
>  	u32 eax, edx;
> -	struct pci_dev *host_bridge;
>  	int i;
>  
>  	/* explicit tjmax table entries override heuristics */
> @@ -228,31 +226,26 @@ static int __cpuinit adjust_tjmax(struct cpuinfo_x86 *c, u32 id,
>  			return tjmax_table[i].tjmax;
>  	}
>  
> -	/* Early chips have no MSR for TjMax */
> -
> -	if (c->x86_model == 0xf && c->x86_mask < 4)
> -		usemsr_ee = 0;
> -
>  	/* Atom CPUs */
>  
> -	if (c->x86_model == 0x1c || c->x86_model == 0x26
> -	    || c->x86_model == 0x27) {
> -		usemsr_ee = 0;
> -
> -		host_bridge = pci_get_bus_and_slot(0, PCI_DEVFN(0, 0));
> +	if (c->x86_model == 0x1c) {
> +		/*
> +		 * TjMax for stepping 10 CPUs (N4xx, N5xx, D4xx, D5xx)
> +		 * is 100 degrees C, for all others it is 90 degrees C.
> +		 */
> +		if (c->x86_mask == 10)
> +			return 100000;
> +		return 90000;
> +	} else if (c->x86_model == 0x26 || c->x86_model == 0x27) {
> +		return 90000;
> +	} else if (c->x86_model == 0x36) {
> +		return 100000;
> +	}
>  
> -		if (host_bridge && host_bridge->vendor == PCI_VENDOR_ID_INTEL
> -		    && (host_bridge->device == 0xa000	/* NM10 based nettop */
> -		    || host_bridge->device == 0xa010))	/* NM10 based netbook */
> -			tjmax = 100000;
> -		else
> -			tjmax = 90000;
> +	/* Early chips have no MSR for TjMax */
>  
> -		pci_dev_put(host_bridge);
> -	} else if (c->x86_model == 0x36) {
> +	if (c->x86_model == 0xf && c->x86_mask < 4)
>  		usemsr_ee = 0;
> -		tjmax = 100000;
> -	}
>  
>  	if (c->x86_model > 0xe && usemsr_ee) {
>  		u8 platform_id;

I like it.

Acked-by: Jean Delvare <khali@linux-fr.org>

-- 
Jean Delvare

_______________________________________________
lm-sensors mailing list
lm-sensors@lm-sensors.org
http://lists.lm-sensors.org/mailman/listinfo/lm-sensors

^ permalink raw reply	[flat|nested] 8+ messages in thread

* Re: [lm-sensors] [PATCH 1/5] hwmon: (coretemp) Drop dependency on PCI for TjMax detection on Atom CP
  2012-10-09 21:08 [lm-sensors] [PATCH 1/5] hwmon: (coretemp) Drop dependency on PCI for TjMax detection on Atom CPUs Guenter Roeck
  2012-10-10 13:44 ` [lm-sensors] [PATCH 1/5] hwmon: (coretemp) Drop dependency on PCI for TjMax detection on Atom CP Jean Delvare
@ 2012-10-10 13:52 ` Guenter Roeck
  2012-10-10 14:00 ` Guenter Roeck
                   ` (4 subsequent siblings)
  6 siblings, 0 replies; 8+ messages in thread
From: Guenter Roeck @ 2012-10-10 13:52 UTC (permalink / raw)
  To: lm-sensors

On Wed, Oct 10, 2012 at 03:44:56PM +0200, Jean Delvare wrote:
> On Tue,  9 Oct 2012 14:08:59 -0700, Guenter Roeck wrote:
> > So far, we use the NM10 Express Chipset PCI chip ID to detect TjMax for
> > Atom CPUs with model 0x1c. As it turns out, we can use the CPU stepping
> > (x86_mask) for the same purpose; stepping is 10 for all model 0x1c CPUs
> > with TjMax of 100 degrees C. This was verified by checking the output of
> > /proc/cpuinfo for the respective CPUs (D4xx, D5xx, N4xx, N5xx).
> > 
> > Other CPUs currently covered by the same code (Exx, Z6xx, Z2460) are not
> > supported by the NM10 Express Chipset. Most of those CPUs have TjMax of 90
> > degrees C, except for E6xxT models which have a TjMax of 110 degrees C.
> > E6xxT CPUs can however not be detected by software.
> > 
> > Calculate TjMax for Atom CPUs as follows:
> > 
> > ID	Stepping	TjMax		Models
> > 0x1c	10		100		D4xx, N4xx, D5xx, N5xx
> > 0x1c	not 10		90		Z5xx, N2xx, 230, 330, others
> 
> Documentation/hwmon/coretemp says 125°C for Atom 230 and 330. N5xx
> aren't listed in this document BTW.
> 
Should be clearer. Above is supposed to mean that TjMax is calculated that way,
not that the result is correct. I'll add a note.

The N5xx models are added to the documentation with one of the subsequent patches.

> > 0x26	-		90		Atom Tunnel Creek (Exx),
> > 					Lincroft (Z6xx)
> > 0x27	-		90		Atom Medfield (Z2460)
> > 0x36	-		100000		Atom Cedar Trail (N2xxx, D2xxx)
> 
> You mean 100.
> 
Obviously :)

> > 
> > and drop the module dependency on PCI.
> > 
> > Signed-off-by: Guenter Roeck <linux@roeck-us.net>
> > ---
> > Stepping information for model 0x1c CPUs was found in FreeBSD,
> > Open Hardware Monitor, and HWSensors.
> > 
> >  drivers/hwmon/Kconfig    |    2 +-
> >  drivers/hwmon/coretemp.c |   37 +++++++++++++++----------------------
> >  2 files changed, 16 insertions(+), 23 deletions(-)
> > 
> > diff --git a/drivers/hwmon/Kconfig b/drivers/hwmon/Kconfig
> > index c74e73b..0a4c790 100644
> > --- a/drivers/hwmon/Kconfig
> > +++ b/drivers/hwmon/Kconfig
> > @@ -465,7 +465,7 @@ config SENSORS_HIH6130
> >  
> >  config SENSORS_CORETEMP
> >  	tristate "Intel Core/Core2/Atom temperature sensor"
> > -	depends on X86 && PCI
> > +	depends on X86
> >  	help
> >  	  If you say yes here you get support for the temperature
> >  	  sensor inside your CPU. Most of the family 6 CPUs
> > diff --git a/drivers/hwmon/coretemp.c b/drivers/hwmon/coretemp.c
> > index 984a3f1..1937cd4 100644
> > --- a/drivers/hwmon/coretemp.c
> > +++ b/drivers/hwmon/coretemp.c
> > @@ -34,7 +34,6 @@
> >  #include <linux/list.h>
> >  #include <linux/platform_device.h>
> >  #include <linux/cpu.h>
> > -#include <linux/pci.h>
> >  #include <linux/smp.h>
> >  #include <linux/moduleparam.h>
> >  #include <asm/msr.h>
> > @@ -219,7 +218,6 @@ static int __cpuinit adjust_tjmax(struct cpuinfo_x86 *c, u32 id,
> >  	int usemsr_ee = 1;
> >  	int err;
> >  	u32 eax, edx;
> > -	struct pci_dev *host_bridge;
> >  	int i;
> >  
> >  	/* explicit tjmax table entries override heuristics */
> > @@ -228,31 +226,26 @@ static int __cpuinit adjust_tjmax(struct cpuinfo_x86 *c, u32 id,
> >  			return tjmax_table[i].tjmax;
> >  	}
> >  
> > -	/* Early chips have no MSR for TjMax */
> > -
> > -	if (c->x86_model == 0xf && c->x86_mask < 4)
> > -		usemsr_ee = 0;
> > -
> >  	/* Atom CPUs */
> >  
> > -	if (c->x86_model == 0x1c || c->x86_model == 0x26
> > -	    || c->x86_model == 0x27) {
> > -		usemsr_ee = 0;
> > -
> > -		host_bridge = pci_get_bus_and_slot(0, PCI_DEVFN(0, 0));
> > +	if (c->x86_model == 0x1c) {
> > +		/*
> > +		 * TjMax for stepping 10 CPUs (N4xx, N5xx, D4xx, D5xx)
> > +		 * is 100 degrees C, for all others it is 90 degrees C.
> > +		 */
> > +		if (c->x86_mask == 10)
> > +			return 100000;
> > +		return 90000;
> > +	} else if (c->x86_model == 0x26 || c->x86_model == 0x27) {
> > +		return 90000;
> > +	} else if (c->x86_model == 0x36) {
> > +		return 100000;
> > +	}
> >  
> > -		if (host_bridge && host_bridge->vendor == PCI_VENDOR_ID_INTEL
> > -		    && (host_bridge->device == 0xa000	/* NM10 based nettop */
> > -		    || host_bridge->device == 0xa010))	/* NM10 based netbook */
> > -			tjmax = 100000;
> > -		else
> > -			tjmax = 90000;
> > +	/* Early chips have no MSR for TjMax */
> >  
> > -		pci_dev_put(host_bridge);
> > -	} else if (c->x86_model == 0x36) {
> > +	if (c->x86_model == 0xf && c->x86_mask < 4)
> >  		usemsr_ee = 0;
> > -		tjmax = 100000;
> > -	}
> >  
> >  	if (c->x86_model > 0xe && usemsr_ee) {
> >  		u8 platform_id;
> 
> I like it.
> 
> Acked-by: Jean Delvare <khali@linux-fr.org>
> 
Thanks,
Guenter

_______________________________________________
lm-sensors mailing list
lm-sensors@lm-sensors.org
http://lists.lm-sensors.org/mailman/listinfo/lm-sensors

^ permalink raw reply	[flat|nested] 8+ messages in thread

* Re: [lm-sensors] [PATCH 1/5] hwmon: (coretemp) Drop dependency on PCI for TjMax detection on Atom CP
  2012-10-09 21:08 [lm-sensors] [PATCH 1/5] hwmon: (coretemp) Drop dependency on PCI for TjMax detection on Atom CPUs Guenter Roeck
  2012-10-10 13:44 ` [lm-sensors] [PATCH 1/5] hwmon: (coretemp) Drop dependency on PCI for TjMax detection on Atom CP Jean Delvare
  2012-10-10 13:52 ` Guenter Roeck
@ 2012-10-10 14:00 ` Guenter Roeck
  2012-10-10 18:13 ` Guenter Roeck
                   ` (3 subsequent siblings)
  6 siblings, 0 replies; 8+ messages in thread
From: Guenter Roeck @ 2012-10-10 14:00 UTC (permalink / raw)
  To: lm-sensors

On Wed, Oct 10, 2012 at 03:44:56PM +0200, Jean Delvare wrote:
[ ... ]
> 
> Documentation/hwmon/coretemp says 125°C for Atom 230 and 330. N5xx
> aren't listed in this document BTW.
> 
Reminds me ... we have a discrepancy in the code regarding the 230, and use 100
degrees C instead of 125 for it. Any idea where this is documented ? I wasn't
able to find definite numbers over the weekend, and I don't recall why I used
100 for the 230 when I introduced tjmax_table.

Thanks,
Guenter

_______________________________________________
lm-sensors mailing list
lm-sensors@lm-sensors.org
http://lists.lm-sensors.org/mailman/listinfo/lm-sensors

^ permalink raw reply	[flat|nested] 8+ messages in thread

* Re: [lm-sensors] [PATCH 1/5] hwmon: (coretemp) Drop dependency on PCI for TjMax detection on Atom CP
  2012-10-09 21:08 [lm-sensors] [PATCH 1/5] hwmon: (coretemp) Drop dependency on PCI for TjMax detection on Atom CPUs Guenter Roeck
                   ` (2 preceding siblings ...)
  2012-10-10 14:00 ` Guenter Roeck
@ 2012-10-10 18:13 ` Guenter Roeck
  2012-10-12  8:40 ` Jean Delvare
                   ` (2 subsequent siblings)
  6 siblings, 0 replies; 8+ messages in thread
From: Guenter Roeck @ 2012-10-10 18:13 UTC (permalink / raw)
  To: lm-sensors

On Wed, Oct 10, 2012 at 07:00:39AM -0700, Guenter Roeck wrote:
> On Wed, Oct 10, 2012 at 03:44:56PM +0200, Jean Delvare wrote:
> [ ... ]
> > 
> > Documentation/hwmon/coretemp says 125°C for Atom 230 and 330. N5xx
> > aren't listed in this document BTW.
> > 
> Reminds me ... we have a discrepancy in the code regarding the 230, and use 100
> degrees C instead of 125 for it. Any idea where this is documented ? I wasn't
> able to find definite numbers over the weekend, and I don't recall why I used
> 100 for the 230 when I introduced tjmax_table.
> 
Followup on this after some more digging. Datasheets actually claim Tjmax for
both 230 and 330 to be 90 degrees C. 125 degrees C is the shutdown temperature,
which is different (the N4xx/D4xx/D5xx also have a shutdown temperature of 125
degrees C). We do know that we have to use Tjmax of 125 C for the 330 for somewhat
reasonable temperature readings. So the big remaining question is which
temperature is used as calibration point for the 230.

Thanks,
Guenter

_______________________________________________
lm-sensors mailing list
lm-sensors@lm-sensors.org
http://lists.lm-sensors.org/mailman/listinfo/lm-sensors

^ permalink raw reply	[flat|nested] 8+ messages in thread

* Re: [lm-sensors] [PATCH 1/5] hwmon: (coretemp) Drop dependency on PCI for TjMax detection on Atom CP
  2012-10-09 21:08 [lm-sensors] [PATCH 1/5] hwmon: (coretemp) Drop dependency on PCI for TjMax detection on Atom CPUs Guenter Roeck
                   ` (3 preceding siblings ...)
  2012-10-10 18:13 ` Guenter Roeck
@ 2012-10-12  8:40 ` Jean Delvare
  2012-10-12  9:01 ` Jean Delvare
  2012-10-12 16:48 ` Guenter Roeck
  6 siblings, 0 replies; 8+ messages in thread
From: Jean Delvare @ 2012-10-12  8:40 UTC (permalink / raw)
  To: lm-sensors

On Wed, 10 Oct 2012 11:13:19 -0700, Guenter Roeck wrote:
> On Wed, Oct 10, 2012 at 07:00:39AM -0700, Guenter Roeck wrote:
> > On Wed, Oct 10, 2012 at 03:44:56PM +0200, Jean Delvare wrote:
> > [ ... ]
> > > 
> > > Documentation/hwmon/coretemp says 125°C for Atom 230 and 330. N5xx
> > > aren't listed in this document BTW.
> > > 
> > Reminds me ... we have a discrepancy in the code regarding the 230, and use 100
> > degrees C instead of 125 for it. Any idea where this is documented ?

The 125°C TjMax for the Atom 230 was documented by Chen Gong in
f3cffe4d (August 2010.)

> > I wasn't
> > able to find definite numbers over the weekend, and I don't recall why I used
> > 100 for the 230 when I introduced tjmax_table.

I think we simply never bothered special-casing the Atom 230/330. I
suppose they can't be detected by CPUID so we would need string name
matching.

> Followup on this after some more digging. Datasheets actually claim Tjmax for
> both 230 and 330 to be 90 degrees C. 125 degrees C is the shutdown temperature,
> which is different (the N4xx/D4xx/D5xx also have a shutdown temperature of 125
> degrees C). We do know that we have to use Tjmax of 125 C for the 330 for somewhat
> reasonable temperature readings. So the big remaining question is which
> temperature is used as calibration point for the 230.

I don't know, sorry. My parents do have an Atom 230-based system
though, I can take a look next time I visit them if you want.

-- 
Jean Delvare

_______________________________________________
lm-sensors mailing list
lm-sensors@lm-sensors.org
http://lists.lm-sensors.org/mailman/listinfo/lm-sensors

^ permalink raw reply	[flat|nested] 8+ messages in thread

* Re: [lm-sensors] [PATCH 1/5] hwmon: (coretemp) Drop dependency on PCI for TjMax detection on Atom CP
  2012-10-09 21:08 [lm-sensors] [PATCH 1/5] hwmon: (coretemp) Drop dependency on PCI for TjMax detection on Atom CPUs Guenter Roeck
                   ` (4 preceding siblings ...)
  2012-10-12  8:40 ` Jean Delvare
@ 2012-10-12  9:01 ` Jean Delvare
  2012-10-12 16:48 ` Guenter Roeck
  6 siblings, 0 replies; 8+ messages in thread
From: Jean Delvare @ 2012-10-12  9:01 UTC (permalink / raw)
  To: lm-sensors

On Fri, 12 Oct 2012 10:40:32 +0200, Jean Delvare wrote:
> I think we simply never bothered special-casing the Atom 230/330.

Oh actually we did, I didn't remember that. So well no, I have no idea
where the 100°C for Atom 230 comes from, probably we just got it wrong
when introducing tjmax_table in commit 41e58a1f.

-- 
Jean Delvare

_______________________________________________
lm-sensors mailing list
lm-sensors@lm-sensors.org
http://lists.lm-sensors.org/mailman/listinfo/lm-sensors

^ permalink raw reply	[flat|nested] 8+ messages in thread

* Re: [lm-sensors] [PATCH 1/5] hwmon: (coretemp) Drop dependency on PCI for TjMax detection on Atom CP
  2012-10-09 21:08 [lm-sensors] [PATCH 1/5] hwmon: (coretemp) Drop dependency on PCI for TjMax detection on Atom CPUs Guenter Roeck
                   ` (5 preceding siblings ...)
  2012-10-12  9:01 ` Jean Delvare
@ 2012-10-12 16:48 ` Guenter Roeck
  6 siblings, 0 replies; 8+ messages in thread
From: Guenter Roeck @ 2012-10-12 16:48 UTC (permalink / raw)
  To: lm-sensors

On Fri, Oct 12, 2012 at 11:01:32AM +0200, Jean Delvare wrote:
> On Fri, 12 Oct 2012 10:40:32 +0200, Jean Delvare wrote:
> > I think we simply never bothered special-casing the Atom 230/330.
> 
> Oh actually we did, I didn't remember that. So well no, I have no idea
> where the 100°C for Atom 230 comes from, probably we just got it wrong
> when introducing tjmax_table in commit 41e58a1f.
> 
Maybe. Part of the problem is that TjMax is really 90 C according to the
230/330 datasheet, and that at least the 330 uses not TjMax but 125 as
the base temperature for its temperature offset calculation. So we don't
really have an idea what the 230 does.

Would be great if you have a chance to test it with the 230 before we blindly
change it to some other value.

Thanks,
Guenter

_______________________________________________
lm-sensors mailing list
lm-sensors@lm-sensors.org
http://lists.lm-sensors.org/mailman/listinfo/lm-sensors

^ permalink raw reply	[flat|nested] 8+ messages in thread

end of thread, other threads:[~2012-10-12 16:48 UTC | newest]

Thread overview: 8+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2012-10-09 21:08 [lm-sensors] [PATCH 1/5] hwmon: (coretemp) Drop dependency on PCI for TjMax detection on Atom CPUs Guenter Roeck
2012-10-10 13:44 ` [lm-sensors] [PATCH 1/5] hwmon: (coretemp) Drop dependency on PCI for TjMax detection on Atom CP Jean Delvare
2012-10-10 13:52 ` Guenter Roeck
2012-10-10 14:00 ` Guenter Roeck
2012-10-10 18:13 ` Guenter Roeck
2012-10-12  8:40 ` Jean Delvare
2012-10-12  9:01 ` Jean Delvare
2012-10-12 16:48 ` Guenter Roeck

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.