* [PATCH 0/2] Add support for Cavium Thunder ARMv8 platform
@ 2014-02-26 6:02 mohun106 at gmail.com
2014-02-26 6:02 ` [PATCH 1/2] arm64: Add Kconfig option for Cavium Thunder SoC Family mohun106 at gmail.com
2014-02-26 6:02 ` [PATCH 2/2] arm64: Add initial dts for Cavium Thunder SoC mohun106 at gmail.com
0 siblings, 2 replies; 3+ messages in thread
From: mohun106 at gmail.com @ 2014-02-26 6:02 UTC (permalink / raw)
To: linux-arm-kernel
From: Radha Mohan Chintakuntla <rchintakuntla@cavium.com>
This patch series adds preliminary support for Cavium's Thunder SoC
which is based on ARMv8 core.
This patchset depends on
1) GICv3 driver from Marc Zyngier
[PATCH 01/18] arm64: initial support for GICv3
http://www.spinics.net/lists/arm-kernel/msg305027.html
2) GICv3 devicetree bindings
[PATCH 02/18] arm64: GICv3 device tree binding documentation
http://www.spinics.net/lists/arm-kernel/msg305023.html
3) 48-bit Physical Address support for ARMv8 cores from Radha Mohan
Chintakuntla
[PATCH 1/1] arm64: Add support for 48-bit Physical Address
http://www.spinics.net/lists/arm-kernel/msg311035.html
Radha Mohan Chintakuntla (2):
arm64: Add Kconfig option for Cavium Thunder SoC Family
arm64: Add initial dts for Cavium Thunder SoC
arch/arm64/Kconfig | 6 ++
arch/arm64/boot/dts/Makefile | 1 +
arch/arm64/boot/dts/thunder.dts | 158 +++++++++++++++++++++++++++++++++++++++
3 files changed, 165 insertions(+), 0 deletions(-)
create mode 100644 arch/arm64/boot/dts/thunder.dts
^ permalink raw reply [flat|nested] 3+ messages in thread
* [PATCH 1/2] arm64: Add Kconfig option for Cavium Thunder SoC Family
2014-02-26 6:02 [PATCH 0/2] Add support for Cavium Thunder ARMv8 platform mohun106 at gmail.com
@ 2014-02-26 6:02 ` mohun106 at gmail.com
2014-02-26 6:02 ` [PATCH 2/2] arm64: Add initial dts for Cavium Thunder SoC mohun106 at gmail.com
1 sibling, 0 replies; 3+ messages in thread
From: mohun106 at gmail.com @ 2014-02-26 6:02 UTC (permalink / raw)
To: linux-arm-kernel
From: Radha Mohan Chintakuntla <rchintakuntla@cavium.com>
This patch adds support for Cavium Thunder SoC Family.
Signed-off-by: Radha Mohan Chintakuntla <rchintakuntla@cavium.com>
---
arch/arm64/Kconfig | 6 ++++++
1 files changed, 6 insertions(+), 0 deletions(-)
diff --git a/arch/arm64/Kconfig b/arch/arm64/Kconfig
index 4494327..4161f02 100644
--- a/arch/arm64/Kconfig
+++ b/arch/arm64/Kconfig
@@ -130,6 +130,12 @@ config ARCH_XGENE
help
This enables support for AppliedMicro X-Gene SOC Family
+config ARCH_THUNDER
+ bool "Cavium Inc. Thunder SoC Family"
+ select ARCH_SUPPORTS_48BIT_PA
+ help
+ This enables support for Cavium's Thunder Family of SoCs
+
endmenu
menu "Bus support"
--
1.7.1
^ permalink raw reply related [flat|nested] 3+ messages in thread
* [PATCH 2/2] arm64: Add initial dts for Cavium Thunder SoC
2014-02-26 6:02 [PATCH 0/2] Add support for Cavium Thunder ARMv8 platform mohun106 at gmail.com
2014-02-26 6:02 ` [PATCH 1/2] arm64: Add Kconfig option for Cavium Thunder SoC Family mohun106 at gmail.com
@ 2014-02-26 6:02 ` mohun106 at gmail.com
1 sibling, 0 replies; 3+ messages in thread
From: mohun106 at gmail.com @ 2014-02-26 6:02 UTC (permalink / raw)
To: linux-arm-kernel
From: Radha Mohan Chintakuntla <rchintakuntla@cavium.com>
Signed-off-by: Radha Mohan Chintakuntla <rchintakuntla@cavium.com>
---
arch/arm64/boot/dts/Makefile | 1 +
arch/arm64/boot/dts/thunder.dts | 158 +++++++++++++++++++++++++++++++++++++++
2 files changed, 159 insertions(+), 0 deletions(-)
diff --git a/arch/arm64/boot/dts/Makefile b/arch/arm64/boot/dts/Makefile
index c52bdb0..d339343 100644
--- a/arch/arm64/boot/dts/Makefile
+++ b/arch/arm64/boot/dts/Makefile
@@ -1,5 +1,6 @@
dtb-$(CONFIG_ARCH_VEXPRESS) += rtsm_ve-aemv8a.dtb foundation-v8.dtb
dtb-$(CONFIG_ARCH_XGENE) += apm-mustang.dtb
+dtb-$(CONFIG_ARCH_THUNDER) += thunder.dtb
targets += dtbs
targets += $(dtb-y)
diff --git a/arch/arm64/boot/dts/thunder.dts b/arch/arm64/boot/dts/thunder.dts
new file mode 100644
index 0000000..7e8c7d5
--- /dev/null
+++ b/arch/arm64/boot/dts/thunder.dts
@@ -0,0 +1,158 @@
+/*
+ * Cavium Thunder 8xxx DTS file
+ *
+ * Copyright (C) 2013, Cavium Inc.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ */
+/dts-v1/;
+/ {
+ model="Thunder";
+ compatible = "cavium, thunder";
+ interrupt-parent = <&gic0>;
+ #address-cells = <2>;
+ #size-cells = <2>;
+
+ aliases {
+ serial0 = &uaa0;
+ serial1 = &uaa1;
+ };
+
+ cpus {
+ #address-cells = <2>;
+ #size-cells = <0>;
+ cpu at 0 {
+ device_type = "cpu";
+ compatible = "arm,armv8";
+ reg = <0x0 0x0>;
+ enable-method = "spin-table";
+ cpu-release-addr = <0x0 0xfff8>;
+ };
+ cpu at 1 {
+ device_type = "cpu";
+ compatible = "arm,armv8";
+ reg = <0x0 0x1>;
+ enable-method = "spin-table";
+ cpu-release-addr = <0x0 0xfff8>;
+ };
+ cpu at 2 {
+ device_type = "cpu";
+ compatible = "arm,armv8";
+ reg = <0x0 0x2>;
+ enable-method = "spin-table";
+ cpu-release-addr = <0x0 0xfff8>;
+ };
+ cpu at 3 {
+ device_type = "cpu";
+ compatible = "arm,armv8";
+ reg = <0x0 0x3>;
+ enable-method = "spin-table";
+ cpu-release-addr = <0x0 0xfff8>;
+ };
+ cpu at 4 {
+ device_type = "cpu";
+ compatible = "arm,armv8";
+ reg = <0x0 0x4>;
+ enable-method = "spin-table";
+ cpu-release-addr = <0x0 0xfff8>;
+ };
+ cpu at 5 {
+ device_type = "cpu";
+ compatible = "arm,armv8";
+ reg = <0x0 0x5>;
+ enable-method = "spin-table";
+ cpu-release-addr = <0x0 0xfff8>;
+ };
+ cpu at 6 {
+ device_type = "cpu";
+ compatible = "arm,armv8";
+ reg = <0x0 0x6>;
+ enable-method = "spin-table";
+ cpu-release-addr = <0x0 0xfff8>;
+ };
+ cpu at 7 {
+ device_type = "cpu";
+ compatible = "arm,armv8";
+ reg = <0x0 0x7>;
+ enable-method = "spin-table";
+ cpu-release-addr = <0x0 0xfff8>;
+ };
+
+ };
+ memory at 0x0 {
+ device_type = "memory";
+ reg = <0x0 0x0 0x0 0x80000000>;
+ };
+
+ gic0: interrupt-controller at 0x801000000000 {
+ compatible = "arm,gic-v3";
+ #interrupt-cells = <3>;
+ #address-cells = <0>;
+ interrupt-controller;
+ reg = <0x8010 0x0 0x0 0x10000>, // GICD
+ <0x8010 0x80000000 0x0 0x100000>; // GICR
+ interrupts = <1 9 0xf04>;
+ };
+
+ timer {
+ compatible = "arm,armv8-timer";
+ interrupts = <1 13 0xff01>,
+ <1 14 0xff01>,
+ <1 11 0xff01>,
+ <1 10 0xff01>;
+ };
+
+ on-chip-devices {
+ compatible = "simple-bus";
+ #address-cells = <2>;
+ #size-cells = <2>;
+ ranges;
+
+ ahci0: host-bus-adapter at 810000000000 {
+ compatible = "snps,spear-ahci";
+ reg-io-width = <4>;
+ reg = <0x8100 0x0 0x0 0x1100>;
+ interrupts = <1 32 4>;
+ };
+
+ nic0: ethernet at 843000000000 {
+ compatible = "smsc,lan9115";
+ reg-io-width = <4>;
+ reg = <0x8430 0x0 0x0 0x1000>;
+ interrupts = <1 31 4>;
+ };
+ };
+
+ amba {
+ compatible = "arm,amba-bus";
+ #address-cells = <2>;
+ #size-cells = <2>;
+ ranges;
+
+ refclk24mhz: refclk24mhz {
+ compatible = "fixed-clock";
+ #clock-cells = <0>;
+ clock-frequency = <24000000>;
+ clock-output-names = "refclk24mhz";
+ };
+
+ uaa0: uart at 87e024000000 {
+ compatible = "arm,pl011", "arm,primecell";
+ reg = <0x87e0 0x24000000 0x0 0x1000>;
+ interrupts = <1 21 4>;
+ clocks = <&refclk24mhz>;
+ clock-names = "apb_pclk";
+ };
+
+ uaa1: uart at 87e025000000 {
+ compatible = "arm,pl011", "arm,primecell";
+ reg = <0x87e0 0x25000000 0x0 0x1000>;
+ interrupts = <1 22 4>;
+ clocks = <&refclk24mhz>;
+ clock-names = "apb_pclk";
+ };
+ };
+};
--
1.7.1
^ permalink raw reply related [flat|nested] 3+ messages in thread
end of thread, other threads:[~2014-02-26 6:02 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2014-02-26 6:02 [PATCH 0/2] Add support for Cavium Thunder ARMv8 platform mohun106 at gmail.com
2014-02-26 6:02 ` [PATCH 1/2] arm64: Add Kconfig option for Cavium Thunder SoC Family mohun106 at gmail.com
2014-02-26 6:02 ` [PATCH 2/2] arm64: Add initial dts for Cavium Thunder SoC mohun106 at gmail.com
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.