* [PATCH 0/3] x86: Full support of PAT
@ 2014-08-26 6:15 Juergen Gross
0 siblings, 0 replies; 5+ messages in thread
From: Juergen Gross @ 2014-08-26 6:15 UTC (permalink / raw)
To: stefan.bader, toshi.kani, linux-kernel, xen-devel, konrad.wilk,
ville.syrjala, hpa, x86
Cc: Juergen Gross
The x86 architecture offers via the PAT (Page Attribute Table) a way to
specify different caching modes in page table entries. The PAT MSR contains
8 entries each specifying one of 6 possible cache modes. A pte references one
of those entries via 3 bits: _PAGE_PAT, _PAGE_PWT and _PAGE_PCD.
The Linux kernel currently supports only 4 different cache modes. The PAT MSR
is set up in a way that the setting of _PAGE_PAT in a pte doesn't matter: the
top 4 entries in the PAT MSR are the same as the 4 lower entries.
This results in the kernel not supporting e.g. write-through mode. Especially
this cache mode would speed up drivers of video cards which now have to use
uncached accesses.
OTOH some old processors (Pentium) don't support PAT correctly and the Xen
hypervisor has been using a different PAT MSR configuration for some time now
and can't change that as this setting is part of the ABI.
This patch set abstracts the cache mode from the pte and introduces tables to
translate between cache mode and pte bits (the default cache mode "write back"
is hard-wired to PAT entry 0). The tables are statically initialized with
values being compatible to old processors and current usage. As soon as the
PAT MSR is changed (or - in case of Xen - is read at boot time) the tables are
changed accordingly. Requests of mappings with special cache modes are always
possible now, in case they are not supported there will be a fallback to a
compatible but slower mode.
Summing it up, this patch set adds the following features:
- capability to support WT and WP cache modes on processors with full PAT
support
- processors with no or uncorrect PAT support are still working as today, even
if WT or WP cache mode are selected by drivers for some pages
- reduction of Xen special handling regarding cache mode
Changes since RFC:
- renamed functions and variables as suggested by Toshi Kani
- corrected cache mode bits for WT and WP
- modified handling of PAT MSR write under Xen as suggested by Jan Beulich
Juergen Gross (3):
x86: Make page cache mode a real type
x86: Enable PAT to use cache mode translation tables
Support Xen pv-domains using PAT
arch/x86/include/asm/cacheflush.h | 38 ++++---
arch/x86/include/asm/fb.h | 6 +-
arch/x86/include/asm/io.h | 2 +-
arch/x86/include/asm/pat.h | 7 +-
arch/x86/include/asm/pgtable.h | 19 ++--
arch/x86/include/asm/pgtable_types.h | 96 ++++++++++++----
arch/x86/mm/dump_pagetables.c | 24 ++--
arch/x86/mm/init.c | 37 ++++++
arch/x86/mm/init_64.c | 9 +-
arch/x86/mm/iomap_32.c | 15 ++-
arch/x86/mm/ioremap.c | 63 ++++++-----
arch/x86/mm/pageattr.c | 84 ++++++++------
arch/x86/mm/pat.c | 180 +++++++++++++++++++-----------
arch/x86/mm/pat_internal.h | 22 ++--
arch/x86/mm/pat_rbtree.c | 8 +-
arch/x86/pci/i386.c | 4 +-
arch/x86/xen/enlighten.c | 11 +-
arch/x86/xen/mmu.c | 52 +++------
arch/x86/xen/xen-ops.h | 1 +
drivers/video/fbdev/gbefb.c | 3 +-
drivers/video/fbdev/vermilion/vermilion.c | 6 +-
include/linux/mm.h | 1 +
22 files changed, 431 insertions(+), 257 deletions(-)
--
1.8.4.5
^ permalink raw reply [flat|nested] 5+ messages in thread
* [PATCH 0/3] x86: Full support of PAT
@ 2014-08-26 6:16 Juergen Gross
2014-08-26 18:48 ` Andy Lutomirski
0 siblings, 1 reply; 5+ messages in thread
From: Juergen Gross @ 2014-08-26 6:16 UTC (permalink / raw)
To: stefan.bader, toshi.kani, linux-kernel, xen-devel, konrad.wilk,
ville.syrjala, hpa, x86
Cc: Juergen Gross
The x86 architecture offers via the PAT (Page Attribute Table) a way to
specify different caching modes in page table entries. The PAT MSR contains
8 entries each specifying one of 6 possible cache modes. A pte references one
of those entries via 3 bits: _PAGE_PAT, _PAGE_PWT and _PAGE_PCD.
The Linux kernel currently supports only 4 different cache modes. The PAT MSR
is set up in a way that the setting of _PAGE_PAT in a pte doesn't matter: the
top 4 entries in the PAT MSR are the same as the 4 lower entries.
This results in the kernel not supporting e.g. write-through mode. Especially
this cache mode would speed up drivers of video cards which now have to use
uncached accesses.
OTOH some old processors (Pentium) don't support PAT correctly and the Xen
hypervisor has been using a different PAT MSR configuration for some time now
and can't change that as this setting is part of the ABI.
This patch set abstracts the cache mode from the pte and introduces tables to
translate between cache mode and pte bits (the default cache mode "write back"
is hard-wired to PAT entry 0). The tables are statically initialized with
values being compatible to old processors and current usage. As soon as the
PAT MSR is changed (or - in case of Xen - is read at boot time) the tables are
changed accordingly. Requests of mappings with special cache modes are always
possible now, in case they are not supported there will be a fallback to a
compatible but slower mode.
Summing it up, this patch set adds the following features:
- capability to support WT and WP cache modes on processors with full PAT
support
- processors with no or uncorrect PAT support are still working as today, even
if WT or WP cache mode are selected by drivers for some pages
- reduction of Xen special handling regarding cache mode
Changes since RFC:
- renamed functions and variables as suggested by Toshi Kani
- corrected cache mode bits for WT and WP
- modified handling of PAT MSR write under Xen as suggested by Jan Beulich
Juergen Gross (3):
x86: Make page cache mode a real type
x86: Enable PAT to use cache mode translation tables
Support Xen pv-domains using PAT
arch/x86/include/asm/cacheflush.h | 38 ++++---
arch/x86/include/asm/fb.h | 6 +-
arch/x86/include/asm/io.h | 2 +-
arch/x86/include/asm/pat.h | 7 +-
arch/x86/include/asm/pgtable.h | 19 ++--
arch/x86/include/asm/pgtable_types.h | 96 ++++++++++++----
arch/x86/mm/dump_pagetables.c | 24 ++--
arch/x86/mm/init.c | 37 ++++++
arch/x86/mm/init_64.c | 9 +-
arch/x86/mm/iomap_32.c | 15 ++-
arch/x86/mm/ioremap.c | 63 ++++++-----
arch/x86/mm/pageattr.c | 84 ++++++++------
arch/x86/mm/pat.c | 180 +++++++++++++++++++-----------
arch/x86/mm/pat_internal.h | 22 ++--
arch/x86/mm/pat_rbtree.c | 8 +-
arch/x86/pci/i386.c | 4 +-
arch/x86/xen/enlighten.c | 11 +-
arch/x86/xen/mmu.c | 52 +++------
arch/x86/xen/xen-ops.h | 1 +
drivers/video/fbdev/gbefb.c | 3 +-
drivers/video/fbdev/vermilion/vermilion.c | 6 +-
include/linux/mm.h | 1 +
22 files changed, 431 insertions(+), 257 deletions(-)
--
1.8.4.5
^ permalink raw reply [flat|nested] 5+ messages in thread
* Re: [PATCH 0/3] x86: Full support of PAT
2014-08-26 6:16 Juergen Gross
@ 2014-08-26 18:48 ` Andy Lutomirski
2014-08-26 20:08 ` Toshi Kani
0 siblings, 1 reply; 5+ messages in thread
From: Andy Lutomirski @ 2014-08-26 18:48 UTC (permalink / raw)
To: Juergen Gross, stefan.bader, toshi.kani, linux-kernel, xen-devel,
konrad.wilk, ville.syrjala, hpa, x86
On 08/25/2014 11:16 PM, Juergen Gross wrote:
> The x86 architecture offers via the PAT (Page Attribute Table) a way to
> specify different caching modes in page table entries. The PAT MSR contains
> 8 entries each specifying one of 6 possible cache modes. A pte references one
> of those entries via 3 bits: _PAGE_PAT, _PAGE_PWT and _PAGE_PCD.
>
> The Linux kernel currently supports only 4 different cache modes. The PAT MSR
> is set up in a way that the setting of _PAGE_PAT in a pte doesn't matter: the
> top 4 entries in the PAT MSR are the same as the 4 lower entries.
>
> This results in the kernel not supporting e.g. write-through mode. Especially
> this cache mode would speed up drivers of video cards which now have to use
> uncached accesses.
>
> OTOH some old processors (Pentium) don't support PAT correctly and the Xen
> hypervisor has been using a different PAT MSR configuration for some time now
> and can't change that as this setting is part of the ABI.
>
> This patch set abstracts the cache mode from the pte and introduces tables to
> translate between cache mode and pte bits (the default cache mode "write back"
> is hard-wired to PAT entry 0). The tables are statically initialized with
> values being compatible to old processors and current usage. As soon as the
> PAT MSR is changed (or - in case of Xen - is read at boot time) the tables are
> changed accordingly. Requests of mappings with special cache modes are always
> possible now, in case they are not supported there will be a fallback to a
> compatible but slower mode.
I feel like I'm missing something here. Where's the support for the
high PAT bit on huge pages? Once you start using the top four entries,
you'll need that.
Also, this probably needs errata handling. IIRC there are a handful of
CPUs that support PAT but don't work correctly if the high bit is set.
--Andy
^ permalink raw reply [flat|nested] 5+ messages in thread
* Re: [PATCH 0/3] x86: Full support of PAT
2014-08-26 18:48 ` Andy Lutomirski
@ 2014-08-26 20:08 ` Toshi Kani
2014-08-26 20:23 ` Andy Lutomirski
0 siblings, 1 reply; 5+ messages in thread
From: Toshi Kani @ 2014-08-26 20:08 UTC (permalink / raw)
To: Andy Lutomirski
Cc: Juergen Gross, stefan.bader, linux-kernel, xen-devel,
konrad.wilk, ville.syrjala, hpa, x86
On Tue, 2014-08-26 at 11:48 -0700, Andy Lutomirski wrote:
> On 08/25/2014 11:16 PM, Juergen Gross wrote:
> > The x86 architecture offers via the PAT (Page Attribute Table) a way to
> > specify different caching modes in page table entries. The PAT MSR contains
> > 8 entries each specifying one of 6 possible cache modes. A pte references one
> > of those entries via 3 bits: _PAGE_PAT, _PAGE_PWT and _PAGE_PCD.
> >
> > The Linux kernel currently supports only 4 different cache modes. The PAT MSR
> > is set up in a way that the setting of _PAGE_PAT in a pte doesn't matter: the
> > top 4 entries in the PAT MSR are the same as the 4 lower entries.
> >
> > This results in the kernel not supporting e.g. write-through mode. Especially
> > this cache mode would speed up drivers of video cards which now have to use
> > uncached accesses.
> >
> > OTOH some old processors (Pentium) don't support PAT correctly and the Xen
> > hypervisor has been using a different PAT MSR configuration for some time now
> > and can't change that as this setting is part of the ABI.
> >
> > This patch set abstracts the cache mode from the pte and introduces tables to
> > translate between cache mode and pte bits (the default cache mode "write back"
> > is hard-wired to PAT entry 0). The tables are statically initialized with
> > values being compatible to old processors and current usage. As soon as the
> > PAT MSR is changed (or - in case of Xen - is read at boot time) the tables are
> > changed accordingly. Requests of mappings with special cache modes are always
> > possible now, in case they are not supported there will be a fallback to a
> > compatible but slower mode.
>
> I feel like I'm missing something here. Where's the support for the
> high PAT bit on huge pages? Once you start using the top four entries,
> you'll need that.
pgprot_4k_2_large() and pgprot_large_2_4k() provide the conversion of
the PAT bit.
> Also, this probably needs errata handling. IIRC there are a handful of
> CPUs that support PAT but don't work correctly if the high bit is set.
This patchset provides the infrastructure, but does not actually use the
upper four entries. I am working on additional patchset on top of this,
which enables WT with the PAT bit except on the following Intel
processors. If I missed some processors affected, please let me know.
errata cpuid
--------------------------------------
Pentium 2, A52 family 0x6, model 0x5
Pentium 3, E27 family 0x6, model 0x7
Pentium M, Y26 family 0x6, model 0x9
Pentium 4, N46 family 0xf, model 0x0
Thanks,
-Toshi
^ permalink raw reply [flat|nested] 5+ messages in thread
* Re: [PATCH 0/3] x86: Full support of PAT
2014-08-26 20:08 ` Toshi Kani
@ 2014-08-26 20:23 ` Andy Lutomirski
0 siblings, 0 replies; 5+ messages in thread
From: Andy Lutomirski @ 2014-08-26 20:23 UTC (permalink / raw)
To: Toshi Kani
Cc: Juergen Gross, Stefan Bader, linux-kernel, xen-devel,
Konrad Rzeszutek Wilk, ville.syrjala, H. Peter Anvin, X86 ML
On Tue, Aug 26, 2014 at 1:08 PM, Toshi Kani <toshi.kani@hp.com> wrote:
> On Tue, 2014-08-26 at 11:48 -0700, Andy Lutomirski wrote:
>> On 08/25/2014 11:16 PM, Juergen Gross wrote:
>> > The x86 architecture offers via the PAT (Page Attribute Table) a way to
>> > specify different caching modes in page table entries. The PAT MSR contains
>> > 8 entries each specifying one of 6 possible cache modes. A pte references one
>> > of those entries via 3 bits: _PAGE_PAT, _PAGE_PWT and _PAGE_PCD.
>> >
>> > The Linux kernel currently supports only 4 different cache modes. The PAT MSR
>> > is set up in a way that the setting of _PAGE_PAT in a pte doesn't matter: the
>> > top 4 entries in the PAT MSR are the same as the 4 lower entries.
>> >
>> > This results in the kernel not supporting e.g. write-through mode. Especially
>> > this cache mode would speed up drivers of video cards which now have to use
>> > uncached accesses.
>> >
>> > OTOH some old processors (Pentium) don't support PAT correctly and the Xen
>> > hypervisor has been using a different PAT MSR configuration for some time now
>> > and can't change that as this setting is part of the ABI.
>> >
>> > This patch set abstracts the cache mode from the pte and introduces tables to
>> > translate between cache mode and pte bits (the default cache mode "write back"
>> > is hard-wired to PAT entry 0). The tables are statically initialized with
>> > values being compatible to old processors and current usage. As soon as the
>> > PAT MSR is changed (or - in case of Xen - is read at boot time) the tables are
>> > changed accordingly. Requests of mappings with special cache modes are always
>> > possible now, in case they are not supported there will be a fallback to a
>> > compatible but slower mode.
>>
>> I feel like I'm missing something here. Where's the support for the
>> high PAT bit on huge pages? Once you start using the top four entries,
>> you'll need that.
>
> pgprot_4k_2_large() and pgprot_large_2_4k() provide the conversion of
> the PAT bit.
Whoops, I missed that.
>
>> Also, this probably needs errata handling. IIRC there are a handful of
>> CPUs that support PAT but don't work correctly if the high bit is set.
>
> This patchset provides the infrastructure, but does not actually use the
> upper four entries. I am working on additional patchset on top of this,
> which enables WT with the PAT bit except on the following Intel
> processors. If I missed some processors affected, please let me know.
>
> errata cpuid
> --------------------------------------
> Pentium 2, A52 family 0x6, model 0x5
> Pentium 3, E27 family 0x6, model 0x7
> Pentium M, Y26 family 0x6, model 0x9
> Pentium 4, N46 family 0xf, model 0x0
>
>From very vague memory, that sounds correct.
--Andy
^ permalink raw reply [flat|nested] 5+ messages in thread
end of thread, other threads:[~2014-08-26 20:23 UTC | newest]
Thread overview: 5+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2014-08-26 6:15 [PATCH 0/3] x86: Full support of PAT Juergen Gross
2014-08-26 6:16 Juergen Gross
2014-08-26 18:48 ` Andy Lutomirski
2014-08-26 20:08 ` Toshi Kani
2014-08-26 20:23 ` Andy Lutomirski
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.