From: Yun Wu <wuyun.wu@huawei.com> To: <marc.zyngier@arm.com>, <tglx@linutronix.de>, <jason@lakedaemon.net> Cc: <linux-kernel@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, Yun Wu <wuyun.wu@huawei.com> Subject: [PATCH 5/5] irqchip: gicv3-its: add support for power down Date: Fri, 30 Jan 2015 15:46:49 +0800 [thread overview] Message-ID: <1422604009-9248-6-git-send-email-wuyun.wu@huawei.com> (raw) In-Reply-To: <1422604009-9248-1-git-send-email-wuyun.wu@huawei.com> Configurations of an ITS cannot be changed if the ITS is in an active status, so it might not be safe to perform a soft reboot with all the active ITSes un-disabled, etc. kexec. This patch will make sure all the active ITSes disabled before enabling them again without resetting ITS hardware. Signed-off-by: Yun Wu <wuyun.wu@huawei.com> --- drivers/irqchip/irq-gic-v3-its.c | 59 ++++++++++++++++++++++++++++++++++++++++ 1 file changed, 59 insertions(+) diff --git a/drivers/irqchip/irq-gic-v3-its.c b/drivers/irqchip/irq-gic-v3-its.c index facf6d6..1d85471 100644 --- a/drivers/irqchip/irq-gic-v3-its.c +++ b/drivers/irqchip/irq-gic-v3-its.c @@ -29,6 +29,7 @@ #include <linux/of_platform.h> #include <linux/percpu.h> #include <linux/slab.h> +#include <linux/reboot.h> #include <linux/irqchip/arm-gic-v3.h> @@ -1410,6 +1411,63 @@ int its_cpu_init(void) return 0; } +static void its_disable(struct its_node *its) +{ + u32 count = 1000000; /* 1s */ + u32 val; + + /* Disable the generation of all interrupts to this ITS */ + val = readl_relaxed(its->base + GITS_CTLR); + val &= ~GITS_CTLR_ENABLE; + writel_relaxed(val, its->base + GITS_CTLR); + + /* Poll GITS_CTLR and wait until ITS becomes quiescent */ + while (count--) { + val = readl_relaxed(its->base + GITS_CTLR); + if (val & GITS_CTLR_QUIESCENT) + break; + cpu_relax(); + udelay(1); + } + + if (!count) + pr_err("%s: failed to shutdown!\n", + its->msi_chip.of_node->full_name); + + /* + * Release all resources of this ITS node to completely put + * an end to it. Note that this step may not be necessary + * in some cases, but leaving it here does no harm. + */ + irq_domain_remove(its->msi_chip.domain); + irq_domain_remove(its->domain); + its_free_tables(its); + kfree(its->cmd_base); + iounmap(its->base); + + spin_lock(&its_lock); + list_del(&its->entry); + spin_unlock(&its_lock); + kfree(its); +} + +static int its_shutdown(struct notifier_block *nfb, unsigned long val, void *v) +{ + struct its_node *its, *tmp; + + list_for_each_entry_safe(its, tmp, &its_nodes, entry) + its_disable(its); + + kfree(gic_rdists->prop_page); + kfree(lpi_bitmap); + + return NOTIFY_OK; +} + +static struct notifier_block its_reboot_notifier = { + .notifier_call = its_shutdown, +}; + static struct of_device_id its_device_id[] = { { .compatible = "arm,gic-v3-its", }, {}, @@ -1435,6 +1493,7 @@ int its_init(struct device_node *node, struct rdists *rdists, its_alloc_lpi_tables(); its_lpi_init(rdists->id_bits); + register_reboot_notifier(&its_reboot_notifier); return 0; } -- 1.8.0
WARNING: multiple messages have this Message-ID (diff)
From: wuyun.wu@huawei.com (Yun Wu) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH 5/5] irqchip: gicv3-its: add support for power down Date: Fri, 30 Jan 2015 15:46:49 +0800 [thread overview] Message-ID: <1422604009-9248-6-git-send-email-wuyun.wu@huawei.com> (raw) In-Reply-To: <1422604009-9248-1-git-send-email-wuyun.wu@huawei.com> Configurations of an ITS cannot be changed if the ITS is in an active status, so it might not be safe to perform a soft reboot with all the active ITSes un-disabled, etc. kexec. This patch will make sure all the active ITSes disabled before enabling them again without resetting ITS hardware. Signed-off-by: Yun Wu <wuyun.wu@huawei.com> --- drivers/irqchip/irq-gic-v3-its.c | 59 ++++++++++++++++++++++++++++++++++++++++ 1 file changed, 59 insertions(+) diff --git a/drivers/irqchip/irq-gic-v3-its.c b/drivers/irqchip/irq-gic-v3-its.c index facf6d6..1d85471 100644 --- a/drivers/irqchip/irq-gic-v3-its.c +++ b/drivers/irqchip/irq-gic-v3-its.c @@ -29,6 +29,7 @@ #include <linux/of_platform.h> #include <linux/percpu.h> #include <linux/slab.h> +#include <linux/reboot.h> #include <linux/irqchip/arm-gic-v3.h> @@ -1410,6 +1411,63 @@ int its_cpu_init(void) return 0; } +static void its_disable(struct its_node *its) +{ + u32 count = 1000000; /* 1s */ + u32 val; + + /* Disable the generation of all interrupts to this ITS */ + val = readl_relaxed(its->base + GITS_CTLR); + val &= ~GITS_CTLR_ENABLE; + writel_relaxed(val, its->base + GITS_CTLR); + + /* Poll GITS_CTLR and wait until ITS becomes quiescent */ + while (count--) { + val = readl_relaxed(its->base + GITS_CTLR); + if (val & GITS_CTLR_QUIESCENT) + break; + cpu_relax(); + udelay(1); + } + + if (!count) + pr_err("%s: failed to shutdown!\n", + its->msi_chip.of_node->full_name); + + /* + * Release all resources of this ITS node to completely put + * an end to it. Note that this step may not be necessary + * in some cases, but leaving it here does no harm. + */ + irq_domain_remove(its->msi_chip.domain); + irq_domain_remove(its->domain); + its_free_tables(its); + kfree(its->cmd_base); + iounmap(its->base); + + spin_lock(&its_lock); + list_del(&its->entry); + spin_unlock(&its_lock); + kfree(its); +} + +static int its_shutdown(struct notifier_block *nfb, unsigned long val, void *v) +{ + struct its_node *its, *tmp; + + list_for_each_entry_safe(its, tmp, &its_nodes, entry) + its_disable(its); + + kfree(gic_rdists->prop_page); + kfree(lpi_bitmap); + + return NOTIFY_OK; +} + +static struct notifier_block its_reboot_notifier = { + .notifier_call = its_shutdown, +}; + static struct of_device_id its_device_id[] = { { .compatible = "arm,gic-v3-its", }, {}, @@ -1435,6 +1493,7 @@ int its_init(struct device_node *node, struct rdists *rdists, its_alloc_lpi_tables(); its_lpi_init(rdists->id_bits); + register_reboot_notifier(&its_reboot_notifier); return 0; } -- 1.8.0
next prev parent reply other threads:[~2015-01-30 7:48 UTC|newest] Thread overview: 26+ messages / expand[flat|nested] mbox.gz Atom feed top 2015-01-30 7:46 [PATCH 0/5] enhance configuring an ITS Yun Wu 2015-01-30 7:46 ` Yun Wu 2015-01-30 7:46 ` [PATCH 1/5] irqchip: gicv3-its: allocate proper size for DT Yun Wu 2015-01-30 7:46 ` Yun Wu 2015-01-30 19:10 ` Marc Zyngier 2015-01-30 19:10 ` Marc Zyngier 2015-01-31 1:57 ` Yun Wu (Abel) 2015-01-31 1:57 ` Yun Wu (Abel) 2015-01-30 7:46 ` [PATCH 2/5] irqchip: gicv3-its: zero itt before handling to hardware Yun Wu 2015-01-30 7:46 ` Yun Wu 2015-01-30 19:24 ` Marc Zyngier 2015-01-30 19:24 ` Marc Zyngier 2015-01-30 7:46 ` [PATCH 3/5] irqchip: gicv3-its: use 64KB page as default granule Yun Wu 2015-01-30 7:46 ` Yun Wu 2015-01-30 19:18 ` Marc Zyngier 2015-01-30 19:18 ` Marc Zyngier 2015-01-31 1:33 ` Yun Wu (Abel) 2015-01-31 1:33 ` Yun Wu (Abel) 2015-01-30 7:46 ` [PATCH 4/5] irqchip: gicv3-its: define macros for GITS_CTLR fields Yun Wu 2015-01-30 7:46 ` Yun Wu 2015-01-30 7:46 ` Yun Wu [this message] 2015-01-30 7:46 ` [PATCH 5/5] irqchip: gicv3-its: add support for power down Yun Wu 2015-01-30 19:23 ` Marc Zyngier 2015-01-30 19:23 ` Marc Zyngier 2015-01-31 1:43 ` Yun Wu (Abel) 2015-01-31 1:43 ` Yun Wu (Abel)
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1422604009-9248-6-git-send-email-wuyun.wu@huawei.com \ --to=wuyun.wu@huawei.com \ --cc=jason@lakedaemon.net \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=marc.zyngier@arm.com \ --cc=tglx@linutronix.de \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.