From: Praneeth Bajjuri <praneeth@ti.com>
To: Tony Lindgren <tony@atomide.com>, Russell King <linux@arm.linux.org.uk>
Cc: <linux-omap@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>, Nishanth Menon <nm@ti.com>,
Praneeth Bajjuri <praneeth@ti.com>
Subject: [PATCH] ARM: DRA7: Enable Cortex A15 errata 798181
Date: Wed, 25 Mar 2015 18:25:09 -0500 [thread overview]
Message-ID: <1427325909-7014-1-git-send-email-praneeth@ti.com> (raw)
ARM errata 798181 is applicable for OMAP5/DRA7 based devices. So enable
the same in the build.
DRA7xx is based on Cortex-A15 r2p2 revision.
ARM Errata extract and workaround information is as below.
On Cortex-A15 (r0p0..r3p2) the TLBI*IS/DSB operations are not
adequately shooting down all use of the old entries. The
ARM_ERRATA_798181 option enables the Linux kernel workaround
for this erratum which sends an IPI to the CPUs that are running
the same ASID as the one being invalidated.
Signed-off-by: Praneeth Bajjuri <praneeth@ti.com>
---
arch/arm/mach-omap2/Kconfig | 1 +
1 file changed, 1 insertion(+)
diff --git a/arch/arm/mach-omap2/Kconfig b/arch/arm/mach-omap2/Kconfig
index c7d8d86..3e4b4ae 100644
--- a/arch/arm/mach-omap2/Kconfig
+++ b/arch/arm/mach-omap2/Kconfig
@@ -69,6 +69,7 @@ config SOC_DRA7XX
select ARM_GIC
select HAVE_ARM_ARCH_TIMER
select IRQ_CROSSBAR
+ select ARM_ERRATA_798181 if SMP
config ARCH_OMAP2PLUS
bool
--
1.7.9.5
WARNING: multiple messages have this Message-ID (diff)
From: Praneeth Bajjuri <praneeth@ti.com>
To: Tony Lindgren <tony@atomide.com>, Russell King <linux@arm.linux.org.uk>
Cc: linux-omap@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, Nishanth Menon <nm@ti.com>,
Praneeth Bajjuri <praneeth@ti.com>
Subject: [PATCH] ARM: DRA7: Enable Cortex A15 errata 798181
Date: Wed, 25 Mar 2015 18:25:09 -0500 [thread overview]
Message-ID: <1427325909-7014-1-git-send-email-praneeth@ti.com> (raw)
ARM errata 798181 is applicable for OMAP5/DRA7 based devices. So enable
the same in the build.
DRA7xx is based on Cortex-A15 r2p2 revision.
ARM Errata extract and workaround information is as below.
On Cortex-A15 (r0p0..r3p2) the TLBI*IS/DSB operations are not
adequately shooting down all use of the old entries. The
ARM_ERRATA_798181 option enables the Linux kernel workaround
for this erratum which sends an IPI to the CPUs that are running
the same ASID as the one being invalidated.
Signed-off-by: Praneeth Bajjuri <praneeth@ti.com>
---
arch/arm/mach-omap2/Kconfig | 1 +
1 file changed, 1 insertion(+)
diff --git a/arch/arm/mach-omap2/Kconfig b/arch/arm/mach-omap2/Kconfig
index c7d8d86..3e4b4ae 100644
--- a/arch/arm/mach-omap2/Kconfig
+++ b/arch/arm/mach-omap2/Kconfig
@@ -69,6 +69,7 @@ config SOC_DRA7XX
select ARM_GIC
select HAVE_ARM_ARCH_TIMER
select IRQ_CROSSBAR
+ select ARM_ERRATA_798181 if SMP
config ARCH_OMAP2PLUS
bool
--
1.7.9.5
WARNING: multiple messages have this Message-ID (diff)
From: praneeth@ti.com (Praneeth Bajjuri)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH] ARM: DRA7: Enable Cortex A15 errata 798181
Date: Wed, 25 Mar 2015 18:25:09 -0500 [thread overview]
Message-ID: <1427325909-7014-1-git-send-email-praneeth@ti.com> (raw)
ARM errata 798181 is applicable for OMAP5/DRA7 based devices. So enable
the same in the build.
DRA7xx is based on Cortex-A15 r2p2 revision.
ARM Errata extract and workaround information is as below.
On Cortex-A15 (r0p0..r3p2) the TLBI*IS/DSB operations are not
adequately shooting down all use of the old entries. The
ARM_ERRATA_798181 option enables the Linux kernel workaround
for this erratum which sends an IPI to the CPUs that are running
the same ASID as the one being invalidated.
Signed-off-by: Praneeth Bajjuri <praneeth@ti.com>
---
arch/arm/mach-omap2/Kconfig | 1 +
1 file changed, 1 insertion(+)
diff --git a/arch/arm/mach-omap2/Kconfig b/arch/arm/mach-omap2/Kconfig
index c7d8d86..3e4b4ae 100644
--- a/arch/arm/mach-omap2/Kconfig
+++ b/arch/arm/mach-omap2/Kconfig
@@ -69,6 +69,7 @@ config SOC_DRA7XX
select ARM_GIC
select HAVE_ARM_ARCH_TIMER
select IRQ_CROSSBAR
+ select ARM_ERRATA_798181 if SMP
config ARCH_OMAP2PLUS
bool
--
1.7.9.5
next reply other threads:[~2015-03-25 23:25 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-03-25 23:25 Praneeth Bajjuri [this message]
2015-03-25 23:25 ` [PATCH] ARM: DRA7: Enable Cortex A15 errata 798181 Praneeth Bajjuri
2015-03-25 23:25 ` Praneeth Bajjuri
2015-03-25 23:32 ` Nishanth Menon
2015-03-25 23:32 ` Nishanth Menon
2015-03-25 23:32 ` Nishanth Menon
2015-03-26 17:35 ` Tony Lindgren
2015-03-26 17:35 ` Tony Lindgren
2015-03-27 20:35 ` Nishanth Menon
2015-03-27 20:35 ` Nishanth Menon
2015-03-27 21:38 ` Tony Lindgren
2015-03-27 21:38 ` Tony Lindgren
-- strict thread matches above, loose matches on Subject: below --
2015-03-25 22:12 Nishanth Menon
2015-03-25 22:12 ` Nishanth Menon
2015-03-25 22:12 ` Nishanth Menon
2015-03-25 22:56 ` Nishanth Menon
2015-03-25 22:56 ` Nishanth Menon
2015-03-25 22:56 ` Nishanth Menon
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1427325909-7014-1-git-send-email-praneeth@ti.com \
--to=praneeth@ti.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-omap@vger.kernel.org \
--cc=linux@arm.linux.org.uk \
--cc=nm@ti.com \
--cc=tony@atomide.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.