* [U-Boot] [PATCH] ARM: DRA7xx: EMIF: Fix DLL_CALIB_CTRL register
@ 2015-06-03 10:47 Lokesh Vutla
2015-06-03 11:26 ` Lokesh Vutla
0 siblings, 1 reply; 2+ messages in thread
From: Lokesh Vutla @ 2015-06-03 10:47 UTC (permalink / raw)
To: u-boot
When DLL_CALIB_INTERVAL is set, an extra delay is added
which is not required and it consumes EMIF bandwidth.
So making the DLL_CALIB_CTRL[8:0]DLL_CALIB_INTERVAL bits to 0.
Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
---
arch/arm/cpu/armv7/omap5/sdram.c | 4 ++--
board/ti/beagle_x15/board.c | 2 +-
2 files changed, 3 insertions(+), 3 deletions(-)
diff --git a/arch/arm/cpu/armv7/omap5/sdram.c b/arch/arm/cpu/armv7/omap5/sdram.c
index 3022b9e..cf4452d 100644
--- a/arch/arm/cpu/armv7/omap5/sdram.c
+++ b/arch/arm/cpu/armv7/omap5/sdram.c
@@ -146,7 +146,7 @@ const struct emif_regs emif_1_regs_ddr3_532_mhz_1cs_dra_es1 = {
.sdram_tim1 = 0xCCCF36B3,
.sdram_tim2 = 0x308F7FDA,
.sdram_tim3 = 0x027F88A8,
- .read_idle_ctrl = 0x00050001,
+ .read_idle_ctrl = 0x00050000,
.zq_config = 0x0007190B,
.temp_alert_config = 0x00000000,
.emif_ddr_phy_ctlr_1_init = 0x0024400B,
@@ -171,7 +171,7 @@ const struct emif_regs emif_2_regs_ddr3_532_mhz_1cs_dra_es1 = {
.sdram_tim1 = 0xCCCF36B3,
.sdram_tim2 = 0x308F7FDA,
.sdram_tim3 = 0x027F88A8,
- .read_idle_ctrl = 0x00050001,
+ .read_idle_ctrl = 0x00050000,
.zq_config = 0x0007190B,
.temp_alert_config = 0x00000000,
.emif_ddr_phy_ctlr_1_init = 0x0024400B,
diff --git a/board/ti/beagle_x15/board.c b/board/ti/beagle_x15/board.c
index 124a1d3..ac48607 100644
--- a/board/ti/beagle_x15/board.c
+++ b/board/ti/beagle_x15/board.c
@@ -52,7 +52,7 @@ static const struct emif_regs beagle_x15_emif1_ddr3_532mhz_emif_regs = {
.sdram_tim1 = 0xceef266b,
.sdram_tim2 = 0x328f7fda,
.sdram_tim3 = 0x027f88a8,
- .read_idle_ctrl = 0x00050001,
+ .read_idle_ctrl = 0x00050000,
.zq_config = 0x0007190b,
.temp_alert_config = 0x00000000,
.emif_ddr_phy_ctlr_1_init = 0x0024400b,
--
1.9.1
^ permalink raw reply related [flat|nested] 2+ messages in thread
* [U-Boot] [PATCH] ARM: DRA7xx: EMIF: Fix DLL_CALIB_CTRL register
2015-06-03 10:47 [U-Boot] [PATCH] ARM: DRA7xx: EMIF: Fix DLL_CALIB_CTRL register Lokesh Vutla
@ 2015-06-03 11:26 ` Lokesh Vutla
0 siblings, 0 replies; 2+ messages in thread
From: Lokesh Vutla @ 2015-06-03 11:26 UTC (permalink / raw)
To: u-boot
On Wednesday 03 June 2015 04:17 PM, Lokesh Vutla wrote:
> When DLL_CALIB_INTERVAL is set, an extra delay is added
> which is not required and it consumes EMIF bandwidth.
> So making the DLL_CALIB_CTRL[8:0]DLL_CALIB_INTERVAL bits to 0.
I missed updating on emif2 for beagle-x15. Ill send a v2 for this.
Thanks and regards,
Lokesh
>
> Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
> ---
> arch/arm/cpu/armv7/omap5/sdram.c | 4 ++--
> board/ti/beagle_x15/board.c | 2 +-
> 2 files changed, 3 insertions(+), 3 deletions(-)
>
> diff --git a/arch/arm/cpu/armv7/omap5/sdram.c b/arch/arm/cpu/armv7/omap5/sdram.c
> index 3022b9e..cf4452d 100644
> --- a/arch/arm/cpu/armv7/omap5/sdram.c
> +++ b/arch/arm/cpu/armv7/omap5/sdram.c
> @@ -146,7 +146,7 @@ const struct emif_regs emif_1_regs_ddr3_532_mhz_1cs_dra_es1 = {
> .sdram_tim1 = 0xCCCF36B3,
> .sdram_tim2 = 0x308F7FDA,
> .sdram_tim3 = 0x027F88A8,
> - .read_idle_ctrl = 0x00050001,
> + .read_idle_ctrl = 0x00050000,
> .zq_config = 0x0007190B,
> .temp_alert_config = 0x00000000,
> .emif_ddr_phy_ctlr_1_init = 0x0024400B,
> @@ -171,7 +171,7 @@ const struct emif_regs emif_2_regs_ddr3_532_mhz_1cs_dra_es1 = {
> .sdram_tim1 = 0xCCCF36B3,
> .sdram_tim2 = 0x308F7FDA,
> .sdram_tim3 = 0x027F88A8,
> - .read_idle_ctrl = 0x00050001,
> + .read_idle_ctrl = 0x00050000,
> .zq_config = 0x0007190B,
> .temp_alert_config = 0x00000000,
> .emif_ddr_phy_ctlr_1_init = 0x0024400B,
> diff --git a/board/ti/beagle_x15/board.c b/board/ti/beagle_x15/board.c
> index 124a1d3..ac48607 100644
> --- a/board/ti/beagle_x15/board.c
> +++ b/board/ti/beagle_x15/board.c
> @@ -52,7 +52,7 @@ static const struct emif_regs beagle_x15_emif1_ddr3_532mhz_emif_regs = {
> .sdram_tim1 = 0xceef266b,
> .sdram_tim2 = 0x328f7fda,
> .sdram_tim3 = 0x027f88a8,
> - .read_idle_ctrl = 0x00050001,
> + .read_idle_ctrl = 0x00050000,
> .zq_config = 0x0007190b,
> .temp_alert_config = 0x00000000,
> .emif_ddr_phy_ctlr_1_init = 0x0024400b,
>
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2015-06-03 11:26 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2015-06-03 10:47 [U-Boot] [PATCH] ARM: DRA7xx: EMIF: Fix DLL_CALIB_CTRL register Lokesh Vutla
2015-06-03 11:26 ` Lokesh Vutla
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.