* [PATCH v3] Limit CHV max cdclk
@ 2015-06-12 7:11 Mika Kahola
2015-06-12 7:11 ` [PATCH v3] drm/i915: " Mika Kahola
0 siblings, 1 reply; 4+ messages in thread
From: Mika Kahola @ 2015-06-12 7:11 UTC (permalink / raw)
To: intel-gfx
For Cherryview the CD clock is limited up
to 320MHz.
Based on the received comments, I cleaned up
the if-else tree.
Mika Kahola (1):
drm/i915: Limit CHV max cdclk
drivers/gpu/drm/i915/intel_display.c | 2 ++
1 file changed, 2 insertions(+)
--
1.9.1
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 4+ messages in thread
* [PATCH v3] drm/i915: Limit CHV max cdclk
2015-06-12 7:11 [PATCH v3] Limit CHV max cdclk Mika Kahola
@ 2015-06-12 7:11 ` Mika Kahola
2015-06-15 14:22 ` Jani Nikula
0 siblings, 1 reply; 4+ messages in thread
From: Mika Kahola @ 2015-06-12 7:11 UTC (permalink / raw)
To: intel-gfx
Limit CHV maximum cdclk to 320MHz.
v2: Rebase to the latest
v3: Clean up of if-else tree
Signed-off-by: Mika Kahola <mika.kahola@intel.com>
---
drivers/gpu/drm/i915/intel_display.c | 2 ++
1 file changed, 2 insertions(+)
diff --git a/drivers/gpu/drm/i915/intel_display.c b/drivers/gpu/drm/i915/intel_display.c
index 5cc2263..c027012 100644
--- a/drivers/gpu/drm/i915/intel_display.c
+++ b/drivers/gpu/drm/i915/intel_display.c
@@ -5256,6 +5256,8 @@ static void intel_update_max_cdclk(struct drm_device *dev)
dev_priv->max_cdclk_freq = 540000;
else
dev_priv->max_cdclk_freq = 675000;
+ } else if (IS_CHERRYVIEW(dev)) {
+ dev_priv->max_cdclk_freq = 320000;
} else if (IS_VALLEYVIEW(dev)) {
dev_priv->max_cdclk_freq = 400000;
} else {
--
1.9.1
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply related [flat|nested] 4+ messages in thread
* Re: [PATCH v3] drm/i915: Limit CHV max cdclk
2015-06-12 7:11 ` [PATCH v3] drm/i915: " Mika Kahola
@ 2015-06-15 14:22 ` Jani Nikula
2015-06-15 16:38 ` Daniel Vetter
0 siblings, 1 reply; 4+ messages in thread
From: Jani Nikula @ 2015-06-15 14:22 UTC (permalink / raw)
To: Mika Kahola, intel-gfx
On Fri, 12 Jun 2015, Mika Kahola <mika.kahola@intel.com> wrote:
> Limit CHV maximum cdclk to 320MHz.
>
> v2: Rebase to the latest
> v3: Clean up of if-else tree
>
> Signed-off-by: Mika Kahola <mika.kahola@intel.com>
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
http://mid.gmane.org/20150415191900.GM1237@intel.com
> ---
> drivers/gpu/drm/i915/intel_display.c | 2 ++
> 1 file changed, 2 insertions(+)
>
> diff --git a/drivers/gpu/drm/i915/intel_display.c b/drivers/gpu/drm/i915/intel_display.c
> index 5cc2263..c027012 100644
> --- a/drivers/gpu/drm/i915/intel_display.c
> +++ b/drivers/gpu/drm/i915/intel_display.c
> @@ -5256,6 +5256,8 @@ static void intel_update_max_cdclk(struct drm_device *dev)
> dev_priv->max_cdclk_freq = 540000;
> else
> dev_priv->max_cdclk_freq = 675000;
> + } else if (IS_CHERRYVIEW(dev)) {
> + dev_priv->max_cdclk_freq = 320000;
> } else if (IS_VALLEYVIEW(dev)) {
> dev_priv->max_cdclk_freq = 400000;
> } else {
> --
> 1.9.1
>
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx@lists.freedesktop.org
> http://lists.freedesktop.org/mailman/listinfo/intel-gfx
--
Jani Nikula, Intel Open Source Technology Center
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 4+ messages in thread
* Re: [PATCH v3] drm/i915: Limit CHV max cdclk
2015-06-15 14:22 ` Jani Nikula
@ 2015-06-15 16:38 ` Daniel Vetter
0 siblings, 0 replies; 4+ messages in thread
From: Daniel Vetter @ 2015-06-15 16:38 UTC (permalink / raw)
To: Jani Nikula; +Cc: intel-gfx
On Mon, Jun 15, 2015 at 05:22:45PM +0300, Jani Nikula wrote:
> On Fri, 12 Jun 2015, Mika Kahola <mika.kahola@intel.com> wrote:
> > Limit CHV maximum cdclk to 320MHz.
> >
> > v2: Rebase to the latest
> > v3: Clean up of if-else tree
> >
> > Signed-off-by: Mika Kahola <mika.kahola@intel.com>
>
> Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
>
> http://mid.gmane.org/20150415191900.GM1237@intel.com
Queued for -next, thanks for the patch.
-Daniel
--
Daniel Vetter
Software Engineer, Intel Corporation
http://blog.ffwll.ch
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 4+ messages in thread
end of thread, other threads:[~2015-06-15 16:35 UTC | newest]
Thread overview: 4+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2015-06-12 7:11 [PATCH v3] Limit CHV max cdclk Mika Kahola
2015-06-12 7:11 ` [PATCH v3] drm/i915: " Mika Kahola
2015-06-15 14:22 ` Jani Nikula
2015-06-15 16:38 ` Daniel Vetter
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.