* [PATCH 0/2] rnndb: dsi: Some updates for DSIv2
@ 2015-10-14 13:01 Archit Taneja
2015-10-14 13:01 ` [PATCH 1/2] rnndb/dsi: Create proper domains for 8960 DSI Archit Taneja
2015-10-14 13:01 ` [PATCH 2/2] rnndb/dsi: Populate bitfields for SFPB_CFG register Archit Taneja
0 siblings, 2 replies; 3+ messages in thread
From: Archit Taneja @ 2015-10-14 13:01 UTC (permalink / raw)
To: robdclark; +Cc: dri-devel
Archit Taneja (2):
rnndb/dsi: Create proper domains for 8960 DSI
rnndb/dsi: Populate bitfields for SFPB_CFG register
rnndb/dsi/dsi.xml | 171 +++++++++++++++++++++++++++++++++++------------------
rnndb/dsi/sfpb.xml | 8 ++-
2 files changed, 121 insertions(+), 58 deletions(-)
--
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,
hosted by The Linux Foundation
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply [flat|nested] 3+ messages in thread
* [PATCH 1/2] rnndb/dsi: Create proper domains for 8960 DSI
2015-10-14 13:01 [PATCH 0/2] rnndb: dsi: Some updates for DSIv2 Archit Taneja
@ 2015-10-14 13:01 ` Archit Taneja
2015-10-14 13:01 ` [PATCH 2/2] rnndb/dsi: Populate bitfields for SFPB_CFG register Archit Taneja
1 sibling, 0 replies; 3+ messages in thread
From: Archit Taneja @ 2015-10-14 13:01 UTC (permalink / raw)
To: robdclark; +Cc: dri-devel
8960 DSI PHY/PLL is crumpled into one piece. Split it out into domains,
similar to the way we do for the 28nm/20nm DSI PHY/PLL domains.
Signed-off-by: Archit Taneja <architt@codeaurora.org>
---
rnndb/dsi/dsi.xml | 171 ++++++++++++++++++++++++++++++++++++------------------
1 file changed, 114 insertions(+), 57 deletions(-)
diff --git a/rnndb/dsi/dsi.xml b/rnndb/dsi/dsi.xml
index 956f3ff..65d41a4 100644
--- a/rnndb/dsi/dsi.xml
+++ b/rnndb/dsi/dsi.xml
@@ -293,9 +293,9 @@ xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
</reg32>
</domain>
-<domain name="DSI_8960" width="32">
+<domain name="DSI_28nm_8960_PHY" width="32">
- <array offset="0x00300" name="LN" length="4" stride="0x40">
+ <array offset="0x00000" name="LN" length="4" stride="0x40">
<reg32 offset="0x00" name="CFG_0"/>
<reg32 offset="0x04" name="CFG_1"/>
<reg32 offset="0x08" name="CFG_2"/>
@@ -304,65 +304,122 @@ xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<reg32 offset="0x18" name="TEST_STR_1"/>
</array>
- <reg32 offset="0x00400" name="PHY_LNCK_CFG_0"/>
- <reg32 offset="0x00404" name="PHY_LNCK_CFG_1"/>
- <reg32 offset="0x00408" name="PHY_LNCK_CFG_2"/>
-
- <reg32 offset="0x0040c" name="PHY_LNCK_TEST_DATAPATH"/>
- <reg32 offset="0x00414" name="PHY_LNCK_TEST_STR0"/>
- <reg32 offset="0x00418" name="PHY_LNCK_TEST_STR1"/>
-
- <reg32 offset="0x00440" name="PHY_TIMING_CTRL_0"/>
- <reg32 offset="0x00444" name="PHY_TIMING_CTRL_1"/>
- <reg32 offset="0x00448" name="PHY_TIMING_CTRL_2"/>
- <reg32 offset="0x0044c" name="PHY_TIMING_CTRL_3"/>
- <reg32 offset="0x00450" name="PHY_TIMING_CTRL_4"/>
- <reg32 offset="0x00454" name="PHY_TIMING_CTRL_5"/>
- <reg32 offset="0x00458" name="PHY_TIMING_CTRL_6"/>
- <reg32 offset="0x0045c" name="PHY_TIMING_CTRL_7"/>
- <reg32 offset="0x00460" name="PHY_TIMING_CTRL_8"/>
- <reg32 offset="0x00464" name="PHY_TIMING_CTRL_9"/>
- <reg32 offset="0x00468" name="PHY_TIMING_CTRL_10"/>
- <reg32 offset="0x0046c" name="PHY_TIMING_CTRL_11"/>
-
- <reg32 offset="0x00470" name="PHY_CTRL_0"/>
- <reg32 offset="0x00474" name="PHY_CTRL_1"/>
- <reg32 offset="0x00478" name="PHY_CTRL_2"/>
- <reg32 offset="0x0047c" name="PHY_CTRL_3"/>
-
- <reg32 offset="0x00480" name="PHY_STRENGTH_0"/>
- <reg32 offset="0x00484" name="PHY_STRENGTH_1"/>
- <reg32 offset="0x00488" name="PHY_STRENGTH_2"/>
-
- <reg32 offset="0x0048c" name="PHY_BIST_CTRL_0"/>
- <reg32 offset="0x00490" name="PHY_BIST_CTRL_1"/>
- <reg32 offset="0x00494" name="PHY_BIST_CTRL_2"/>
- <reg32 offset="0x00498" name="PHY_BIST_CTRL_3"/>
- <reg32 offset="0x0049c" name="PHY_BIST_CTRL_4"/>
-
- <reg32 offset="0x004b0" name="PHY_LDO_CTRL"/>
-
- <reg32 offset="0x00500" name="PHY_REGULATOR_CTRL_0"/>
- <reg32 offset="0x00504" name="PHY_REGULATOR_CTRL_1"/>
- <reg32 offset="0x00508" name="PHY_REGULATOR_CTRL_2"/>
- <reg32 offset="0x0050c" name="PHY_REGULATOR_CTRL_3"/>
- <reg32 offset="0x00510" name="PHY_REGULATOR_CTRL_4"/>
-
- <reg32 offset="0x00518" name="PHY_REGULATOR_CAL_PWR_CFG"/>
- <reg32 offset="0x00528" name="PHY_CAL_HW_TRIGGER"/>
- <reg32 offset="0x0052c" name="PHY_CAL_SW_CFG_0"/>
- <reg32 offset="0x00530" name="PHY_CAL_SW_CFG_1"/>
- <reg32 offset="0x00534" name="PHY_CAL_SW_CFG_2"/>
- <reg32 offset="0x00538" name="PHY_CAL_HW_CFG_0"/>
- <reg32 offset="0x0053c" name="PHY_CAL_HW_CFG_1"/>
- <reg32 offset="0x00540" name="PHY_CAL_HW_CFG_2"/>
- <reg32 offset="0x00544" name="PHY_CAL_HW_CFG_3"/>
- <reg32 offset="0x00548" name="PHY_CAL_HW_CFG_4"/>
- <reg32 offset="0x00550" name="PHY_CAL_STATUS">
+ <reg32 offset="0x00100" name="LNCK_CFG_0"/>
+ <reg32 offset="0x00104" name="LNCK_CFG_1"/>
+ <reg32 offset="0x00108" name="LNCK_CFG_2"/>
+
+ <reg32 offset="0x0010c" name="LNCK_TEST_DATAPATH"/>
+ <reg32 offset="0x00114" name="LNCK_TEST_STR0"/>
+ <reg32 offset="0x00118" name="LNCK_TEST_STR1"/>
+
+ <reg32 offset="0x00140" name="TIMING_CTRL_0">
+ <bitfield name="CLK_ZERO" low="0" high="7" type="uint"/>
+ </reg32>
+ <reg32 offset="0x00144" name="TIMING_CTRL_1">
+ <bitfield name="CLK_TRAIL" low="0" high="7" type="uint"/>
+ </reg32>
+ <reg32 offset="0x00148" name="TIMING_CTRL_2">
+ <bitfield name="CLK_PREPARE" low="0" high="7" type="uint"/>
+ </reg32>
+
+ <reg32 offset="0x0014c" name="TIMING_CTRL_3"/>
+
+ <reg32 offset="0x00150" name="TIMING_CTRL_4">
+ <bitfield name="HS_EXIT" low="0" high="7" type="uint"/>
+ </reg32>
+ <reg32 offset="0x00154" name="TIMING_CTRL_5">
+ <bitfield name="HS_ZERO" low="0" high="7" type="uint"/>
+ </reg32>
+ <reg32 offset="0x00158" name="TIMING_CTRL_6">
+ <bitfield name="HS_PREPARE" low="0" high="7" type="uint"/>
+ </reg32>
+ <reg32 offset="0x0015c" name="TIMING_CTRL_7">
+ <bitfield name="HS_TRAIL" low="0" high="7" type="uint"/>
+ </reg32>
+ <reg32 offset="0x00160" name="TIMING_CTRL_8">
+ <bitfield name="HS_RQST" low="0" high="7" type="uint"/>
+ </reg32>
+ <reg32 offset="0x00164" name="TIMING_CTRL_9">
+ <bitfield name="TA_GO" low="0" high="2" type="uint"/>
+ <bitfield name="TA_SURE" low="4" high="6" type="uint"/>
+ </reg32>
+ <reg32 offset="0x00168" name="TIMING_CTRL_10">
+ <bitfield name="TA_GET" low="0" high="2" type="uint"/>
+ </reg32>
+ <reg32 offset="0x0016c" name="TIMING_CTRL_11">
+ <bitfield name="TRIG3_CMD" low="0" high="7" type="uint"/>
+ </reg32>
+
+ <reg32 offset="0x00170" name="CTRL_0"/>
+ <reg32 offset="0x00174" name="CTRL_1"/>
+ <reg32 offset="0x00178" name="CTRL_2"/>
+ <reg32 offset="0x0017c" name="CTRL_3"/>
+
+ <reg32 offset="0x00180" name="STRENGTH_0"/>
+ <reg32 offset="0x00184" name="STRENGTH_1"/>
+ <reg32 offset="0x00188" name="STRENGTH_2"/>
+
+ <reg32 offset="0x0018c" name="BIST_CTRL_0"/>
+ <reg32 offset="0x00190" name="BIST_CTRL_1"/>
+ <reg32 offset="0x00194" name="BIST_CTRL_2"/>
+ <reg32 offset="0x00198" name="BIST_CTRL_3"/>
+ <reg32 offset="0x0019c" name="BIST_CTRL_4"/>
+
+ <reg32 offset="0x001b0" name="LDO_CTRL"/>
+</domain>
+
+<domain name="DSI_28nm_8960_PHY_MISC" width="32">
+ <reg32 offset="0x00000" name="REGULATOR_CTRL_0"/>
+ <reg32 offset="0x00004" name="REGULATOR_CTRL_1"/>
+ <reg32 offset="0x00008" name="REGULATOR_CTRL_2"/>
+ <reg32 offset="0x0000c" name="REGULATOR_CTRL_3"/>
+ <reg32 offset="0x00010" name="REGULATOR_CTRL_4"/>
+ <reg32 offset="0x00014" name="REGULATOR_CTRL_5"/>
+ <reg32 offset="0x00018" name="REGULATOR_CAL_PWR_CFG"/>
+ <reg32 offset="0x00028" name="CAL_HW_TRIGGER"/>
+ <reg32 offset="0x0002c" name="CAL_SW_CFG_0"/>
+ <reg32 offset="0x00030" name="CAL_SW_CFG_1"/>
+ <reg32 offset="0x00034" name="CAL_SW_CFG_2"/>
+ <reg32 offset="0x00038" name="CAL_HW_CFG_0"/>
+ <reg32 offset="0x0003c" name="CAL_HW_CFG_1"/>
+ <reg32 offset="0x00040" name="CAL_HW_CFG_2"/>
+ <reg32 offset="0x00044" name="CAL_HW_CFG_3"/>
+ <reg32 offset="0x00048" name="CAL_HW_CFG_4"/>
+ <reg32 offset="0x00050" name="CAL_STATUS">
<bitfield name="CAL_BUSY" pos="4" type="boolean"/>
</reg32>
</domain>
+<domain name="DSI_28nm_8960_PHY_PLL" width="32">
+ <reg32 offset="0x00000" name="CTRL_0">
+ <bitfield name="ENABLE" pos="0" type="boolean"/>
+ </reg32>
+ <reg32 offset="0x00004" name="CTRL_1"/>
+ <reg32 offset="0x00008" name="CTRL_2"/>
+ <reg32 offset="0x0000c" name="CTRL_3"/>
+ <reg32 offset="0x00010" name="CTRL_4"/>
+ <reg32 offset="0x00014" name="CTRL_5"/>
+ <reg32 offset="0x00018" name="CTRL_6"/>
+ <reg32 offset="0x0001c" name="CTRL_7"/>
+ <reg32 offset="0x00020" name="CTRL_8"/>
+ <reg32 offset="0x00024" name="CTRL_9"/>
+ <reg32 offset="0x00028" name="CTRL_10"/>
+ <reg32 offset="0x0002c" name="CTRL_11"/>
+ <reg32 offset="0x00030" name="CTRL_12"/>
+ <reg32 offset="0x00034" name="CTRL_13"/>
+ <reg32 offset="0x00038" name="CTRL_14"/>
+ <reg32 offset="0x0003c" name="CTRL_15"/>
+ <reg32 offset="0x00040" name="CTRL_16"/>
+ <reg32 offset="0x00044" name="CTRL_17"/>
+ <reg32 offset="0x00048" name="CTRL_18"/>
+ <reg32 offset="0x0004c" name="CTRL_19"/>
+ <reg32 offset="0x00050" name="CTRL_20"/>
+
+ <reg32 offset="0x00080" name="RDY">
+ <bitfield name="PLL_RDY" pos="0" type="boolean"/>
+ </reg32>
+</domain>
+
<domain name="DSI_28nm_PHY" width="32">
<array offset="0x00000" name="LN" length="4" stride="0x40">
<reg32 offset="0x00" name="CFG_0"/>
--
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,
hosted by The Linux Foundation
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply related [flat|nested] 3+ messages in thread
* [PATCH 2/2] rnndb/dsi: Populate bitfields for SFPB_CFG register
2015-10-14 13:01 [PATCH 0/2] rnndb: dsi: Some updates for DSIv2 Archit Taneja
2015-10-14 13:01 ` [PATCH 1/2] rnndb/dsi: Create proper domains for 8960 DSI Archit Taneja
@ 2015-10-14 13:01 ` Archit Taneja
1 sibling, 0 replies; 3+ messages in thread
From: Archit Taneja @ 2015-10-14 13:01 UTC (permalink / raw)
To: robdclark; +Cc: dri-devel
Signed-off-by: Archit Taneja <architt@codeaurora.org>
---
rnndb/dsi/sfpb.xml | 8 +++++++-
1 file changed, 7 insertions(+), 1 deletion(-)
diff --git a/rnndb/dsi/sfpb.xml b/rnndb/dsi/sfpb.xml
index f42f867..a08c82f 100644
--- a/rnndb/dsi/sfpb.xml
+++ b/rnndb/dsi/sfpb.xml
@@ -5,7 +5,13 @@ xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<import file="freedreno_copyright.xml"/>
<domain name="SFPB" width="32">
- <reg32 offset="0x0058" name="CFG"/>
+ <enum name="sfpb_ahb_arb_master_port_en">
+ <value name="SFPB_MASTER_PORT_ENABLE" value="3"/>
+ <value name="SFPB_MASTER_PORT_DISABLE" value="0"/>
+ </enum>
+ <reg32 offset="0x0058" name="GPREG">
+ <bitfield name="MASTER_PORT_EN" low="11" high="12" type="sfpb_ahb_arb_master_port_en"/>
+ </reg32>
</domain>
</database>
--
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,
hosted by The Linux Foundation
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply related [flat|nested] 3+ messages in thread
end of thread, other threads:[~2015-10-14 13:01 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2015-10-14 13:01 [PATCH 0/2] rnndb: dsi: Some updates for DSIv2 Archit Taneja
2015-10-14 13:01 ` [PATCH 1/2] rnndb/dsi: Create proper domains for 8960 DSI Archit Taneja
2015-10-14 13:01 ` [PATCH 2/2] rnndb/dsi: Populate bitfields for SFPB_CFG register Archit Taneja
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.