All of lore.kernel.org
 help / color / mirror / Atom feed
* [PATCH 0/2] Control PL310 pwr_ctrl register through DT
@ 2016-02-23 22:03 ` Brad Mouring
  0 siblings, 0 replies; 29+ messages in thread
From: Brad Mouring @ 2016-02-23 22:03 UTC (permalink / raw)
  To: linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r
  Cc: devicetree-u79uwXL29TY76Z2rM5mHXA, Russell King


During some performance-oriented benchmarking on a Cortex A9
platform, a slight performance degradation was noted on datasets
that spanned into the L2 cache (<10%). This performance hit was
minor, but it prompted investigation into the cause.

One difference in the actual PL310 configuration that was concerning
was the enabling of two PM-related changes: Dynamic Clock Gating
and Standby Mode Enabling. As the kernel being tested was patched
and configured to use the PREEMPT_RT patchset, it was desired to
disable these settings for our use-case since anything PM can
(and usually does) impact determinism.

Making these changes resulted in a modest performance improvement
and those wonderful warm-n-fuzzies regarding determinism and enabling
system control without needing to change the kernel.

In the following set, there's the actual change to control these
features given DT presence of a couple of new bindings and the
documenation to accompany those changes. Thanks!
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html

^ permalink raw reply	[flat|nested] 29+ messages in thread

end of thread, other threads:[~2016-04-28 19:56 UTC | newest]

Thread overview: 29+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2016-02-23 22:03 [PATCH 0/2] Control PL310 pwr_ctrl register through DT Brad Mouring
2016-02-23 22:03 ` Brad Mouring
     [not found] ` <1456265019-23900-1-git-send-email-brad.mouring-acOepvfBmUk@public.gmane.org>
2016-02-23 22:03   ` [PATCH 1/2] pl2x0: Add OF control of cache power management Brad Mouring
2016-02-23 22:03     ` Brad Mouring
2016-02-23 22:03   ` [PATCH 2/2] Documentation: devicetree: Add PL310 PM bindings Brad Mouring
2016-02-23 22:03     ` Brad Mouring
     [not found]     ` <1456265019-23900-3-git-send-email-brad.mouring-acOepvfBmUk@public.gmane.org>
2016-02-24  1:33       ` Rob Herring
2016-02-24  1:33         ` Rob Herring
2016-02-29 16:01   ` [PATCH 1/2] pl2x0: Add OF control of cache power management Brad Mouring
2016-02-29 16:01     ` Brad Mouring
     [not found]     ` <1456761716-10174-1-git-send-email-brad.mouring-acOepvfBmUk@public.gmane.org>
2016-02-29 16:01       ` [PATCH 2/2] Documentation: devicetree: Add PL310 PM bindings Brad Mouring
2016-02-29 16:01         ` Brad Mouring
2016-04-18 21:36 ` [PATCH v2 0/2] Control PL310 pwr_ctrl register through DT Brad Mouring
2016-04-18 21:36   ` [PATCH v2 1/2] pl2x0: Add OF control of cache power management Brad Mouring
2016-04-18 21:36   ` [PATCH v2 2/2] Documentation: devicetree: Add PL310 PM bindings Brad Mouring
2016-04-19 21:38     ` Rob Herring
2016-04-19 22:41       ` Russell King - ARM Linux
2016-04-20 14:04         ` Rob Herring
2016-04-21 20:48           ` Brad Mouring
2016-04-27  8:59           ` Russell King - ARM Linux
2016-04-27 12:48             ` Rob Herring
2016-04-27 14:08               ` Brad Mouring
2016-04-27 14:34                 ` Rob Herring
2016-04-28 13:57               ` Russell King - ARM Linux
2016-04-20 14:23       ` Brad Mouring
2016-04-27 15:35   ` [PATCH v3 0/2] Control PL310 pwr_ctrl register through DT Brad Mouring
2016-04-27 15:35     ` [PATCH v3 1/2] arm: pl2x0: Add OF control of cache power management Brad Mouring
2016-04-27 15:35     ` [PATCH 2/2] Documentation: devicetree: Add PL310 PM bindings Brad Mouring
2016-04-28 19:56       ` Rob Herring

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.