* [PATCH 0/5] drm/amdgpu: update golden setting of VI
@ 2016-08-02 3:41 Huang Rui
[not found] ` <1470109275-20989-1-git-send-email-ray.huang-5C7GfCeVMHo@public.gmane.org>
0 siblings, 1 reply; 7+ messages in thread
From: Huang Rui @ 2016-08-02 3:41 UTC (permalink / raw)
To: amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW, Alex Deucher
Cc: Ken Wang, Huang Rui, Alvin Huan
Hi all,
This patch set are all changes of golden setting, mgcg_cgcg setting,
tiling mode array and rev id of VI series of cards.
Thanks,
Rui
Huang Rui (5):
drm/amdgpu: update golden setting of tonga
drm/amdgpu: update golden setting of iceland
drm/amdgpu: update golden setting of polaris11
drm/amdgpu: update golden setting of carrizo
drm/amdgpu: update golden setting of stoney
drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c | 13 +++++++++----
drivers/gpu/drm/amd/amdgpu/gmc_v8_0.c | 8 ++++++++
2 files changed, 17 insertions(+), 4 deletions(-)
--
2.7.4
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
^ permalink raw reply [flat|nested] 7+ messages in thread
* [PATCH 1/5] drm/amdgpu: update golden setting of tonga
[not found] ` <1470109275-20989-1-git-send-email-ray.huang-5C7GfCeVMHo@public.gmane.org>
@ 2016-08-02 3:41 ` Huang Rui
2016-08-02 3:41 ` [PATCH 2/5] drm/amdgpu: update golden setting of iceland Huang Rui
` (3 subsequent siblings)
4 siblings, 0 replies; 7+ messages in thread
From: Huang Rui @ 2016-08-02 3:41 UTC (permalink / raw)
To: amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW, Alex Deucher
Cc: Ken Wang, Huang Rui, Alvin Huan
Signed-off-by: Huang Rui <ray.huang@amd.com>
---
drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c | 4 +++-
1 file changed, 3 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c b/drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c
index cf81f1c..21fc5c2 100644
--- a/drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c
+++ b/drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c
@@ -165,6 +165,7 @@ static const u32 golden_settings_tonga_a11[] =
mmPA_SC_ENHANCE, 0xffffffff, 0x20000001,
mmPA_SC_FIFO_DEPTH_CNTL, 0x000003ff, 0x000000fc,
mmPA_SC_LINE_STIPPLE_STATE, 0x0000ff0f, 0x00000000,
+ mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0000003c,
mmSQ_RANDOM_WAVE_PRI, 0x001fffff, 0x000006fd,
mmTA_CNTL_AUX, 0x000f000f, 0x000b0000,
mmTCC_CTRL, 0x00100000, 0xf31fff7f,
@@ -268,7 +269,8 @@ static const u32 tonga_mgcg_cgcg_init[] =
static const u32 golden_settings_polaris11_a11[] =
{
- mmCB_HW_CONTROL, 0xfffdf3cf, 0x00006208,
+ mmCB_HW_CONTROL, 0x0000f3cf, 0x00007208,
+ mmCB_HW_CONTROL_2, 0x0f000000, 0x0f000000,
mmCB_HW_CONTROL_3, 0x000001ff, 0x00000040,
mmDB_DEBUG2, 0xf00fffff, 0x00000400,
mmPA_SC_ENHANCE, 0xffffffff, 0x20000001,
--
2.7.4
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
^ permalink raw reply related [flat|nested] 7+ messages in thread
* [PATCH 2/5] drm/amdgpu: update golden setting of iceland
[not found] ` <1470109275-20989-1-git-send-email-ray.huang-5C7GfCeVMHo@public.gmane.org>
2016-08-02 3:41 ` [PATCH 1/5] drm/amdgpu: update golden setting of tonga Huang Rui
@ 2016-08-02 3:41 ` Huang Rui
2016-08-02 3:41 ` [PATCH 3/5] drm/amdgpu: update golden setting of polaris11 Huang Rui
` (2 subsequent siblings)
4 siblings, 0 replies; 7+ messages in thread
From: Huang Rui @ 2016-08-02 3:41 UTC (permalink / raw)
To: amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW, Alex Deucher
Cc: Ken Wang, Huang Rui, Alvin Huan
Signed-off-by: Huang Rui <ray.huang@amd.com>
---
drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c b/drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c
index 21fc5c2..a6c87466 100644
--- a/drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c
+++ b/drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c
@@ -409,6 +409,7 @@ static const u32 golden_settings_iceland_a11[] =
mmPA_SC_LINE_STIPPLE_STATE, 0x0000ff0f, 0x00000000,
mmPA_SC_RASTER_CONFIG, 0x3f3fffff, 0x00000002,
mmPA_SC_RASTER_CONFIG_1, 0x0000003f, 0x00000000,
+ mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0000003c,
mmSQ_RANDOM_WAVE_PRI, 0x001fffff, 0x000006fd,
mmTA_CNTL_AUX, 0x000f000f, 0x000b0000,
mmTCC_CTRL, 0x00100000, 0xf31fff7f,
--
2.7.4
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
^ permalink raw reply related [flat|nested] 7+ messages in thread
* [PATCH 3/5] drm/amdgpu: update golden setting of polaris11
[not found] ` <1470109275-20989-1-git-send-email-ray.huang-5C7GfCeVMHo@public.gmane.org>
2016-08-02 3:41 ` [PATCH 1/5] drm/amdgpu: update golden setting of tonga Huang Rui
2016-08-02 3:41 ` [PATCH 2/5] drm/amdgpu: update golden setting of iceland Huang Rui
@ 2016-08-02 3:41 ` Huang Rui
2016-08-02 3:41 ` [PATCH 4/5] drm/amdgpu: update golden setting of carrizo Huang Rui
2016-08-02 3:41 ` [PATCH 5/5] drm/amdgpu: update golden setting of stoney Huang Rui
4 siblings, 0 replies; 7+ messages in thread
From: Huang Rui @ 2016-08-02 3:41 UTC (permalink / raw)
To: amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW, Alex Deucher
Cc: Ken Wang, Huang Rui, Alvin Huan
Signed-off-by: Huang Rui <ray.huang@amd.com>
---
drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c | 6 +++---
1 file changed, 3 insertions(+), 3 deletions(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c b/drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c
index a6c87466..2743e77 100644
--- a/drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c
+++ b/drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c
@@ -279,7 +279,7 @@ static const u32 golden_settings_polaris11_a11[] =
mmPA_SC_RASTER_CONFIG_1, 0x0000003f, 0x00000000,
mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0001003c,
mmRLC_CGCG_CGLS_CTRL_3D, 0xffffffff, 0x0001003c,
- mmSQ_CONFIG, 0x07f80000, 0x07180000,
+ mmSQ_CONFIG, 0x07f80000, 0x01180000,
mmTA_CNTL_AUX, 0x000f000f, 0x000b0000,
mmTCC_CTRL, 0x00100000, 0xf31fff7f,
mmTCP_ADDR_CONFIG, 0x000003ff, 0x000000f3,
@@ -301,8 +301,8 @@ static const u32 polaris11_golden_common_all[] =
static const u32 golden_settings_polaris10_a11[] =
{
mmATC_MISC_CG, 0x000c0fc0, 0x000c0200,
- mmCB_HW_CONTROL, 0xfffdf3cf, 0x00007208,
- mmCB_HW_CONTROL_2, 0, 0x0f000000,
+ mmCB_HW_CONTROL, 0x0001f3cf, 0x00007208,
+ mmCB_HW_CONTROL_2, 0x0f000000, 0x0f000000,
mmCB_HW_CONTROL_3, 0x000001ff, 0x00000040,
mmDB_DEBUG2, 0xf00fffff, 0x00000400,
mmPA_SC_ENHANCE, 0xffffffff, 0x20000001,
--
2.7.4
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
^ permalink raw reply related [flat|nested] 7+ messages in thread
* [PATCH 4/5] drm/amdgpu: update golden setting of carrizo
[not found] ` <1470109275-20989-1-git-send-email-ray.huang-5C7GfCeVMHo@public.gmane.org>
` (2 preceding siblings ...)
2016-08-02 3:41 ` [PATCH 3/5] drm/amdgpu: update golden setting of polaris11 Huang Rui
@ 2016-08-02 3:41 ` Huang Rui
2016-08-02 3:41 ` [PATCH 5/5] drm/amdgpu: update golden setting of stoney Huang Rui
4 siblings, 0 replies; 7+ messages in thread
From: Huang Rui @ 2016-08-02 3:41 UTC (permalink / raw)
To: amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW, Alex Deucher
Cc: Ken Wang, Huang Rui, Alvin Huan
Signed-off-by: Huang Rui <ray.huang@amd.com>
---
drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c | 2 ++
1 file changed, 2 insertions(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c b/drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c
index 2743e77..05c336b 100644
--- a/drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c
+++ b/drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c
@@ -506,8 +506,10 @@ static const u32 cz_golden_settings_a11[] =
mmGB_GPU_ID, 0x0000000f, 0x00000000,
mmPA_SC_ENHANCE, 0xffffffff, 0x00000001,
mmPA_SC_LINE_STIPPLE_STATE, 0x0000ff0f, 0x00000000,
+ mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0000003c,
mmSQ_RANDOM_WAVE_PRI, 0x001fffff, 0x000006fd,
mmTA_CNTL_AUX, 0x000f000f, 0x00010000,
+ mmTCC_CTRL, 0x00100000, 0xf31fff7f,
mmTCC_EXE_DISABLE, 0x00000002, 0x00000002,
mmTCP_ADDR_CONFIG, 0x0000000f, 0x000000f3,
mmTCP_CHAN_STEER_LO, 0xffffffff, 0x00001302
--
2.7.4
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
^ permalink raw reply related [flat|nested] 7+ messages in thread
* [PATCH 5/5] drm/amdgpu: update golden setting of stoney
[not found] ` <1470109275-20989-1-git-send-email-ray.huang-5C7GfCeVMHo@public.gmane.org>
` (3 preceding siblings ...)
2016-08-02 3:41 ` [PATCH 4/5] drm/amdgpu: update golden setting of carrizo Huang Rui
@ 2016-08-02 3:41 ` Huang Rui
[not found] ` <1470109275-20989-6-git-send-email-ray.huang-5C7GfCeVMHo@public.gmane.org>
4 siblings, 1 reply; 7+ messages in thread
From: Huang Rui @ 2016-08-02 3:41 UTC (permalink / raw)
To: amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW, Alex Deucher
Cc: Ken Wang, Huang Rui, Alvin Huan
Signed-off-by: Huang Rui <ray.huang@amd.com>
---
drivers/gpu/drm/amd/amdgpu/gmc_v8_0.c | 8 ++++++++
1 file changed, 8 insertions(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/gmc_v8_0.c b/drivers/gpu/drm/amd/amdgpu/gmc_v8_0.c
index 84d4f7f..b71ddd3 100644
--- a/drivers/gpu/drm/amd/amdgpu/gmc_v8_0.c
+++ b/drivers/gpu/drm/amd/amdgpu/gmc_v8_0.c
@@ -103,6 +103,11 @@ static const u32 stoney_mgcg_cgcg_init[] =
mmMC_MEM_POWER_LS, 0xffffffff, 0x00000104
};
+static const u32 golden_settings_stoney_common[] =
+{
+ mmMC_HUB_RDREQ_UVD, MC_HUB_RDREQ_UVD__PRESCALE_MASK, 0x00000004,
+ mmMC_RD_GRP_OTH, MC_RD_GRP_OTH__UVD_MASK, 0x00600000
+};
static void gmc_v8_0_init_golden_registers(struct amdgpu_device *adev)
{
@@ -142,6 +147,9 @@ static void gmc_v8_0_init_golden_registers(struct amdgpu_device *adev)
amdgpu_program_register_sequence(adev,
stoney_mgcg_cgcg_init,
(const u32)ARRAY_SIZE(stoney_mgcg_cgcg_init));
+ amdgpu_program_register_sequence(adev,
+ golden_settings_stoney_common,
+ (const u32)ARRAY_SIZE(golden_settings_stoney_common));
break;
default:
break;
--
2.7.4
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
^ permalink raw reply related [flat|nested] 7+ messages in thread
* Re: [PATCH 5/5] drm/amdgpu: update golden setting of stoney
[not found] ` <1470109275-20989-6-git-send-email-ray.huang-5C7GfCeVMHo@public.gmane.org>
@ 2016-08-02 4:21 ` Alex Deucher
0 siblings, 0 replies; 7+ messages in thread
From: Alex Deucher @ 2016-08-02 4:21 UTC (permalink / raw)
To: Huang Rui; +Cc: Alex Deucher, Ken Wang, amd-gfx list, Alvin Huan
On Mon, Aug 1, 2016 at 11:41 PM, Huang Rui <ray.huang@amd.com> wrote:
> Signed-off-by: Huang Rui <ray.huang@amd.com>
For the series:
Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
> ---
> drivers/gpu/drm/amd/amdgpu/gmc_v8_0.c | 8 ++++++++
> 1 file changed, 8 insertions(+)
>
> diff --git a/drivers/gpu/drm/amd/amdgpu/gmc_v8_0.c b/drivers/gpu/drm/amd/amdgpu/gmc_v8_0.c
> index 84d4f7f..b71ddd3 100644
> --- a/drivers/gpu/drm/amd/amdgpu/gmc_v8_0.c
> +++ b/drivers/gpu/drm/amd/amdgpu/gmc_v8_0.c
> @@ -103,6 +103,11 @@ static const u32 stoney_mgcg_cgcg_init[] =
> mmMC_MEM_POWER_LS, 0xffffffff, 0x00000104
> };
>
> +static const u32 golden_settings_stoney_common[] =
> +{
> + mmMC_HUB_RDREQ_UVD, MC_HUB_RDREQ_UVD__PRESCALE_MASK, 0x00000004,
> + mmMC_RD_GRP_OTH, MC_RD_GRP_OTH__UVD_MASK, 0x00600000
> +};
>
> static void gmc_v8_0_init_golden_registers(struct amdgpu_device *adev)
> {
> @@ -142,6 +147,9 @@ static void gmc_v8_0_init_golden_registers(struct amdgpu_device *adev)
> amdgpu_program_register_sequence(adev,
> stoney_mgcg_cgcg_init,
> (const u32)ARRAY_SIZE(stoney_mgcg_cgcg_init));
> + amdgpu_program_register_sequence(adev,
> + golden_settings_stoney_common,
> + (const u32)ARRAY_SIZE(golden_settings_stoney_common));
> break;
> default:
> break;
> --
> 2.7.4
>
> _______________________________________________
> amd-gfx mailing list
> amd-gfx@lists.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/amd-gfx
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
^ permalink raw reply [flat|nested] 7+ messages in thread
end of thread, other threads:[~2016-08-02 4:21 UTC | newest]
Thread overview: 7+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2016-08-02 3:41 [PATCH 0/5] drm/amdgpu: update golden setting of VI Huang Rui
[not found] ` <1470109275-20989-1-git-send-email-ray.huang-5C7GfCeVMHo@public.gmane.org>
2016-08-02 3:41 ` [PATCH 1/5] drm/amdgpu: update golden setting of tonga Huang Rui
2016-08-02 3:41 ` [PATCH 2/5] drm/amdgpu: update golden setting of iceland Huang Rui
2016-08-02 3:41 ` [PATCH 3/5] drm/amdgpu: update golden setting of polaris11 Huang Rui
2016-08-02 3:41 ` [PATCH 4/5] drm/amdgpu: update golden setting of carrizo Huang Rui
2016-08-02 3:41 ` [PATCH 5/5] drm/amdgpu: update golden setting of stoney Huang Rui
[not found] ` <1470109275-20989-6-git-send-email-ray.huang-5C7GfCeVMHo@public.gmane.org>
2016-08-02 4:21 ` Alex Deucher
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.