From: Chris Zhong <zyw@rock-chips.com> To: dianders@chromium.org, tfiga@chromium.org, heiko@sntech.de, yzq@rock-chips.com, groeck@chromium.org, myungjoo.ham@samsung.com, cw00.choi@samsung.com, wulf@rock-chips.com, marcheu@chromium.org, briannorris@chromium.org Cc: linux-rockchip@lists.infradead.org, Chris Zhong <zyw@rock-chips.com>, Guenter Roeck <linux@roeck-us.net>, Jianqun Xu <jay.xu@rock-chips.com>, devicetree@vger.kernel.org, Elaine Zhang <zhangqing@rock-chips.com>, Kumar Gala <galak@codeaurora.org>, linux-kernel@vger.kernel.org, Ian Campbell <ijc+devicetree@hellion.org.uk>, Shunqian Zheng <zhengsq@rock-chips.com>, Rob Herring <robh+dt@kernel.org>, linux-arm-kernel@lists.infradead.org, Pawel Moll <pawel.moll@arm.com>, Will Deacon <will.deacon@arm.com>, Mark Rutland <mark.rutland@arm.com>, Caesar Wang <wxt@rock-chips.com>, Catalin Marinas <catalin.marinas@arm.com>, Jeffy Chen <jeffy.chen@rock-chips.com> Subject: [v14 PATCH 3/5] arm64: dts: rockchip: add Type-C phy for RK3399 Date: Tue, 23 Aug 2016 22:17:03 -0700 [thread overview] Message-ID: <1472015825-11365-4-git-send-email-zyw@rock-chips.com> (raw) In-Reply-To: <1472015825-11365-1-git-send-email-zyw@rock-chips.com> There are 2 Type-C phy on RK3399, they are almost same, except the address of register. They support USB3.0 Type-C and DisplayPort1.3 Alt Mode on USB Type-C. Register a phy, supply it to USB3 controller and DP controller. Signed-off-by: Chris Zhong <zyw@rock-chips.com> Reviewed-by: Guenter Roeck <linux@roeck-us.net> --- Changes in v14: None Changes in v13: None Changes in v12: None Changes in v11: - split the dp-phy and usb3-phy to 2 child-node Changes in v10: - remove rockchip,uphy-dp-sel property Changes in v9: - change #phy-cells to 1 Changes in v8: None Changes in v7: None Changes in v6: None Changes in v5: None Changes in v4: None Changes in v3: None Changes in v2: None Changes in v1: None arch/arm64/boot/dts/rockchip/rk3399.dtsi | 56 ++++++++++++++++++++++++++++++++ 1 file changed, 56 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/rk3399.dtsi b/arch/arm64/boot/dts/rockchip/rk3399.dtsi index a44eb67..23f7ae1 100644 --- a/arch/arm64/boot/dts/rockchip/rk3399.dtsi +++ b/arch/arm64/boot/dts/rockchip/rk3399.dtsi @@ -1060,6 +1060,62 @@ }; }; + tcphy0: phy@ff7c0000 { + compatible = "rockchip,rk3399-typec-phy"; + reg = <0x0 0xff7c0000 0x0 0x40000>; + rockchip,grf = <&grf>; + clocks = <&cru SCLK_UPHY0_TCPDCORE>, + <&cru SCLK_UPHY0_TCPDPHY_REF>; + clock-names = "tcpdcore", "tcpdphy-ref"; + assigned-clocks = <&cru SCLK_UPHY0_TCPDCORE>; + assigned-clock-rates = <50000000>; + resets = <&cru SRST_UPHY0>, + <&cru SRST_UPHY0_PIPE_L00>, + <&cru SRST_P_UPHY0_TCPHY>; + reset-names = "uphy", "uphy-pipe", "uphy-tcphy"; + rockchip,typec-conn-dir = <0xe580 0 16>; + rockchip,usb3tousb2-en = <0xe580 3 19>; + rockchip,external-psm = <0xe588 14 30>; + rockchip,pipe-status = <0xe5c0 0 0>; + status = "disabled"; + + tcphy0_dp: dp-port { + #phy-cells = <0>; + }; + + tcphy0_usb3: usb3-port { + #phy-cells = <0>; + }; + }; + + tcphy1: phy@ff800000 { + compatible = "rockchip,rk3399-typec-phy"; + reg = <0x0 0xff800000 0x0 0x40000>; + rockchip,grf = <&grf>; + clocks = <&cru SCLK_UPHY1_TCPDCORE>, + <&cru SCLK_UPHY1_TCPDPHY_REF>; + clock-names = "tcpdcore", "tcpdphy-ref"; + assigned-clocks = <&cru SCLK_UPHY1_TCPDCORE>; + assigned-clock-rates = <50000000>; + resets = <&cru SRST_UPHY1>, + <&cru SRST_UPHY1_PIPE_L00>, + <&cru SRST_P_UPHY1_TCPHY>; + reset-names = "uphy", "uphy-pipe", "uphy-tcphy"; + rockchip,typec-conn-dir = <0xe58c 0 16>; + rockchip,usb3tousb2-en = <0xe58c 3 19>; + rockchip,external-psm = <0xe594 14 30>; + rockchip,pipe-status = <0xe5c0 16 16>; + status = "disabled"; + + tcphy1_dp: dp-port { + #phy-cells = <0>; + }; + + tcphy1_usb3: usb3-port { + #phy-cells = <0>; + }; + }; + watchdog@ff840000 { compatible = "snps,dw-wdt"; reg = <0x0 0xff840000 0x0 0x100>; -- 1.9.1
WARNING: multiple messages have this Message-ID (diff)
From: zyw@rock-chips.com (Chris Zhong) To: linux-arm-kernel@lists.infradead.org Subject: [v14 PATCH 3/5] arm64: dts: rockchip: add Type-C phy for RK3399 Date: Tue, 23 Aug 2016 22:17:03 -0700 [thread overview] Message-ID: <1472015825-11365-4-git-send-email-zyw@rock-chips.com> (raw) In-Reply-To: <1472015825-11365-1-git-send-email-zyw@rock-chips.com> There are 2 Type-C phy on RK3399, they are almost same, except the address of register. They support USB3.0 Type-C and DisplayPort1.3 Alt Mode on USB Type-C. Register a phy, supply it to USB3 controller and DP controller. Signed-off-by: Chris Zhong <zyw@rock-chips.com> Reviewed-by: Guenter Roeck <linux@roeck-us.net> --- Changes in v14: None Changes in v13: None Changes in v12: None Changes in v11: - split the dp-phy and usb3-phy to 2 child-node Changes in v10: - remove rockchip,uphy-dp-sel property Changes in v9: - change #phy-cells to 1 Changes in v8: None Changes in v7: None Changes in v6: None Changes in v5: None Changes in v4: None Changes in v3: None Changes in v2: None Changes in v1: None arch/arm64/boot/dts/rockchip/rk3399.dtsi | 56 ++++++++++++++++++++++++++++++++ 1 file changed, 56 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/rk3399.dtsi b/arch/arm64/boot/dts/rockchip/rk3399.dtsi index a44eb67..23f7ae1 100644 --- a/arch/arm64/boot/dts/rockchip/rk3399.dtsi +++ b/arch/arm64/boot/dts/rockchip/rk3399.dtsi @@ -1060,6 +1060,62 @@ }; }; + tcphy0: phy at ff7c0000 { + compatible = "rockchip,rk3399-typec-phy"; + reg = <0x0 0xff7c0000 0x0 0x40000>; + rockchip,grf = <&grf>; + clocks = <&cru SCLK_UPHY0_TCPDCORE>, + <&cru SCLK_UPHY0_TCPDPHY_REF>; + clock-names = "tcpdcore", "tcpdphy-ref"; + assigned-clocks = <&cru SCLK_UPHY0_TCPDCORE>; + assigned-clock-rates = <50000000>; + resets = <&cru SRST_UPHY0>, + <&cru SRST_UPHY0_PIPE_L00>, + <&cru SRST_P_UPHY0_TCPHY>; + reset-names = "uphy", "uphy-pipe", "uphy-tcphy"; + rockchip,typec-conn-dir = <0xe580 0 16>; + rockchip,usb3tousb2-en = <0xe580 3 19>; + rockchip,external-psm = <0xe588 14 30>; + rockchip,pipe-status = <0xe5c0 0 0>; + status = "disabled"; + + tcphy0_dp: dp-port { + #phy-cells = <0>; + }; + + tcphy0_usb3: usb3-port { + #phy-cells = <0>; + }; + }; + + tcphy1: phy at ff800000 { + compatible = "rockchip,rk3399-typec-phy"; + reg = <0x0 0xff800000 0x0 0x40000>; + rockchip,grf = <&grf>; + clocks = <&cru SCLK_UPHY1_TCPDCORE>, + <&cru SCLK_UPHY1_TCPDPHY_REF>; + clock-names = "tcpdcore", "tcpdphy-ref"; + assigned-clocks = <&cru SCLK_UPHY1_TCPDCORE>; + assigned-clock-rates = <50000000>; + resets = <&cru SRST_UPHY1>, + <&cru SRST_UPHY1_PIPE_L00>, + <&cru SRST_P_UPHY1_TCPHY>; + reset-names = "uphy", "uphy-pipe", "uphy-tcphy"; + rockchip,typec-conn-dir = <0xe58c 0 16>; + rockchip,usb3tousb2-en = <0xe58c 3 19>; + rockchip,external-psm = <0xe594 14 30>; + rockchip,pipe-status = <0xe5c0 16 16>; + status = "disabled"; + + tcphy1_dp: dp-port { + #phy-cells = <0>; + }; + + tcphy1_usb3: usb3-port { + #phy-cells = <0>; + }; + }; + watchdog at ff840000 { compatible = "snps,dw-wdt"; reg = <0x0 0xff840000 0x0 0x100>; -- 1.9.1
next prev parent reply other threads:[~2016-08-24 5:17 UTC|newest] Thread overview: 41+ messages / expand[flat|nested] mbox.gz Atom feed top 2016-08-24 5:17 [v14 PATCH 0/5] Rockchip Type-C and DisplayPort driver Chris Zhong 2016-08-24 5:17 ` Chris Zhong 2016-08-24 5:17 ` Chris Zhong 2016-08-24 5:17 ` Chris Zhong 2016-08-24 5:17 ` [v14 PATCH 1/5] Documentation: bindings: add dt doc for Rockchip USB Type-C PHY Chris Zhong 2016-08-24 5:17 ` Chris Zhong 2016-08-24 5:17 ` Chris Zhong 2016-09-06 17:00 ` [RESEND v14 " Chris Zhong 2016-09-06 17:00 ` Chris Zhong 2016-09-06 17:00 ` Chris Zhong 2016-09-08 13:36 ` Kishon Vijay Abraham I 2016-09-08 13:36 ` Kishon Vijay Abraham I 2016-09-08 13:36 ` Kishon Vijay Abraham I 2016-08-24 5:17 ` [v14 PATCH 2/5] phy: Add USB Type-C PHY driver for rk3399 Chris Zhong 2016-08-24 5:17 ` Chris Zhong 2016-09-05 1:28 ` Chanwoo Choi 2016-09-05 1:28 ` Chanwoo Choi 2016-09-06 4:08 ` Kishon Vijay Abraham I 2016-09-06 4:08 ` Kishon Vijay Abraham I 2016-09-06 4:08 ` Kishon Vijay Abraham I 2016-09-06 4:09 ` Kishon Vijay Abraham I 2016-09-06 4:09 ` Kishon Vijay Abraham I 2016-09-06 4:09 ` Kishon Vijay Abraham I 2016-09-06 16:55 ` Chris Zhong 2016-09-06 16:55 ` Chris Zhong 2016-08-24 5:17 ` Chris Zhong [this message] 2016-08-24 5:17 ` [v14 PATCH 3/5] arm64: dts: rockchip: add Type-C phy for RK3399 Chris Zhong 2016-09-07 18:21 ` Heiko Stuebner 2016-09-07 18:21 ` Heiko Stuebner 2016-09-07 18:21 ` Heiko Stuebner 2016-08-24 5:17 ` [v14 PATCH 4/5] Documentation: bindings: add dt documentation for cdn DP controller Chris Zhong 2016-08-24 5:17 ` Chris Zhong 2016-08-24 5:17 ` [v14 PATCH 5/5] drm/rockchip: cdn-dp: add cdn DP support for rk3399 Chris Zhong 2016-08-24 5:17 ` Chris Zhong 2016-08-24 5:17 ` Chris Zhong 2016-08-25 22:54 ` [v14.1 " Chris Zhong 2016-08-25 22:54 ` Chris Zhong 2016-08-25 22:54 ` Chris Zhong 2016-09-06 4:35 ` [v14.2 " Chris Zhong 2016-09-06 4:35 ` Chris Zhong 2016-09-06 4:35 ` Chris Zhong
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1472015825-11365-4-git-send-email-zyw@rock-chips.com \ --to=zyw@rock-chips.com \ --cc=briannorris@chromium.org \ --cc=catalin.marinas@arm.com \ --cc=cw00.choi@samsung.com \ --cc=devicetree@vger.kernel.org \ --cc=dianders@chromium.org \ --cc=galak@codeaurora.org \ --cc=groeck@chromium.org \ --cc=heiko@sntech.de \ --cc=ijc+devicetree@hellion.org.uk \ --cc=jay.xu@rock-chips.com \ --cc=jeffy.chen@rock-chips.com \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-rockchip@lists.infradead.org \ --cc=linux@roeck-us.net \ --cc=marcheu@chromium.org \ --cc=mark.rutland@arm.com \ --cc=myungjoo.ham@samsung.com \ --cc=pawel.moll@arm.com \ --cc=robh+dt@kernel.org \ --cc=tfiga@chromium.org \ --cc=will.deacon@arm.com \ --cc=wulf@rock-chips.com \ --cc=wxt@rock-chips.com \ --cc=yzq@rock-chips.com \ --cc=zhangqing@rock-chips.com \ --cc=zhengsq@rock-chips.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.