From: Lin Huang <hl@rock-chips.com> To: heiko@sntech.de Cc: myungjoo.ham@samsung.com, mark.yao@rock-chips.com, cw00.choi@samsung.com, airlied@linux.ie, mturquette@baylibre.com, dbasehore@chromium.org, sboyd@codeaurora.org, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, dianders@chromium.org, linux-rockchip@lists.infradead.org, kyungmin.park@samsung.com, linux-arm-kernel@lists.infradead.org, tixy@linaro.org, typ@rock-chips.com, sudeep.holla@arm.com, mark.rutland@arm.com, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, Lin Huang <hl@rock-chips.com> Subject: [PATCH 3/5] Documentation: bindings: add dt documentation for rk3399 dmc Date: Fri, 2 Sep 2016 06:31:23 +0800 [thread overview] Message-ID: <1472769085-20715-4-git-send-email-hl@rock-chips.com> (raw) In-Reply-To: <1472769085-20715-1-git-send-email-hl@rock-chips.com> This patch adds the documentation for rockchip rk3399 dmc driver. Signed-off-by: Lin Huang <hl@rock-chips.com> --- Changes in v8: - add ddr timing properties Changes in v7: -None Changes in v6: -Add more detail in Documentation Changes in v5: -None Changes in v4: -None Changes in v3: -None Changes in v2: -None Changes in v1: -None .../devicetree/bindings/devfreq/rk3399_dmc.txt | 173 +++++++++++++++++++++ 1 file changed, 173 insertions(+) create mode 100644 Documentation/devicetree/bindings/devfreq/rk3399_dmc.txt diff --git a/Documentation/devicetree/bindings/devfreq/rk3399_dmc.txt b/Documentation/devicetree/bindings/devfreq/rk3399_dmc.txt new file mode 100644 index 0000000..1f39b5cb --- /dev/null +++ b/Documentation/devicetree/bindings/devfreq/rk3399_dmc.txt @@ -0,0 +1,173 @@ +* Rockchip rk3399 DMC(Dynamic Memory Controller) device + +Required properties: +- compatible: Must be "rockchip,rk3399-dmc". +- devfreq-events: Node to get DDR loading, Refer to + Documentation/devicetree/bindings/devfreq/ + rockchip-dfi.txt +- interrupts: The interrupt number to the CPU. The interrupt + specifier format depends on the interrupt controller. + It should be DCF interrupts, when DDR dvfs finish, + it will happen. +- clocks: Phandles for clock specified in "clock-names" property +- clock-names : The name of clock used by the DFI, must be + "pclk_ddr_mon"; +- operating-points-v2: Refer to Documentation/devicetree/bindings/power/opp.txt + for details. +- center-supply: DMC supply node. +- status: Marks the node enabled/disabled. + +Following properties are ddr timing: + +- dram_speed_bin : Value is defined at include/dt-bindings/clock/ddr.h, + it select ddr3 cl-trp-trcd type, default value + "DDR3_DEFAULT".it must selected according to + "Speed Bin" in ddr3 datasheet, DO NOT use smaller + "Speed Bin" than ddr3 exactly is. + +- pd_idle : Config the PD_IDLE value, defined the power-down idle + period, memories are places into power-down mode if + bus is idle for PD_IDLE DFI clocks. + +- sr_idle : Configure the SR_IDLE value, defined the selfrefresh + idle period, memories are places into self-refresh + mode if bus is idle for SR_IDLE*1024 DFI clocks + (DFI clocks freq is half of dram's clocks), defaule + value is "0". + +- sr_mc_gate_idle : Defined the self-refresh with memory and controller + clock gating idle period, memories are places into + self-refresh mode and memory controller clock arg + gating if bus is idle for sr_mc_gate_idle*1024 DFI + clocks. + +- srpd_lite_idle : Defined the self-refresh power down idle period, + memories are places into self-refresh power down + mode if bus is idle for srpd_lite_idle*1024 DFI + clocks. This parameter is for LPDDR4 only. + +- standby_idle : Defined the standby idle period, memories are places + into self-refresh than controller, pi, phy and dram + clock will gating if bus is idle for + standby_idle * DFI clocks. + +- dram_dll_disb_freq : It's defined the DDR3 dll bypass frequency in MHz + when ddr freq less than DRAM_DLL_DISB_FREQ, ddr3 + dll will bypssed note: if dll was bypassed, the + odt also stop working. + +- phy_dll_disb_freq : Defined the PHY dll bypass frequency in MHz (Mega Hz), + when ddr freq less than DRAM_DLL_DISB_FREQ, phy dll + will bypssed. note: phy dll and phy odt are + independent + +- ddr3_odt_disb_freq : When dram type is DDR3, this parameter defined the + odt disable frequency in MHz (Mega Hz), when ddr + frequency less then ddr3_odt_disb_freq, the odt + on dram side and controller side are both disabled. + +- ddr3_drv : When dram type is DDR3, this parameter define the + dram side driver stength in ohm, default value is + DDR3_DS_40ohm. + +- ddr3_odt : When dram type is DDR3, this parameter define the + dram side ODT stength in ohm, default value is + DDR3_ODT_120ohm. + +- phy_ddr3_ca_drv : When dram type is DDR3, this parameter define the phy + side CA line(incluing command line, address line and + clock line) driver strength. default value is + PHY_DRV_ODT_40. + +- phy_ddr3_dq_drv : When dram type is DDR3, this parameter define the phy + side DQ line(incluing DQS/DQ/DM line) driver strength. + default value is PHY_DRV_ODT_40. + +- phy_ddr3_odt : When dram type is DDR3, this parameter define the + phy side odt strength, default value is + PHY_DRV_ODT_240. + +- lpddr3_odt_disb_freq : When dram type is LPDDR3, this parameter defined then + odt disable frequency in MHz (Mega Hz), when ddr + frequency less then ddr3_odt_disb_freq, the odt on + dram side and controller side are both disabled. + +- lpddr3_drv : When dram type is LPDDR3, this parameter define the + dram side driver stength in ohm, default value is + LP3_DS_34ohm. + +- lpddr3_odt : When dram type is LPDDR3, this parameter define the + dram side ODT stength in ohm, default value is + LP3_ODT_240ohm. + +- phy_lpddr3_ca_drv : When dram type is LPDDR3, this parameter define the + phy side CA line(incluing command line, address line + and clock line) driver strength. default value is + PHY_DRV_ODT_40. + +- phy_lpddr3_dq_drv : When dram type is LPDDR3, this parameter define the + phy side DQ line(incluing DQS/DQ/DM line) driver + strength. default value is PHY_DRV_ODT_40. + +- phy_lpddr3_odt : When dram type is LPDDR3, this parameter define the phy + side odt strength, default value is PHY_DRV_ODT_240. + +- lpddr4_odt_disb_freq : When dram type is LPDDR4, this parameter defined the + odt disable frequency in MHz (Mega Hz), when ddr + frequency less then ddr3_odt_disb_freq, the odt on + dram side and controller side are both disabled. + +- lpddr4_drv : When dram type is LPDDR4, this parameter define the + dram side driver stength in ohm, default value is + LP4_PDDS_60ohm. + +- lpddr4_dq_odt : When dram type is LPDDR4, this parameter define the + dram side ODT on dqs/dq line stength in ohm, default + value is LP4_DQ_ODT_40ohm. + +- lpddr4_ca_odt : When dram type is LPDDR4, this parameter define the + dram side ODT on ca line stength in ohm, default value + is LP4_CA_ODT_40ohm. + +- phy_lpddr4_ca_drv : When dram type is LPDDR4, this parameter define the + phy side CA line(incluing command address line) + driver strength. default value is PHY_DRV_ODT_40. + +- phy_lpddr4_ck_cs_drv : When dram type is LPDDR4, this parameter define the + phy side clock line and cs line driver strength. + default value is PHY_DRV_ODT_80. + +- phy_lpddr4_dq_drv : When dram type is LPDDR4, this parameter define the + phy side DQ line(incluing DQS/DQ/DM line) driver + strength. default value is PHY_DRV_ODT_80. + +- phy_lpddr4_odt : When dram type is LPDDR4, this parameter define the + phy side odt strength, default value is PHY_DRV_ODT_60. + +Example: + dmc_opp_table: dmc_opp_table { + compatible = "operating-points-v2"; + + opp00 { + opp-hz = /bits/ 64 <300000000>; + opp-microvolt = <900000>; + }; + opp01 { + opp-hz = /bits/ 64 <666000000>; + opp-microvolt = <900000>; + }; + }; + + dmc: dmc { + compatible = "rockchip,rk3399-dmc"; + devfreq-events = <&dfi>; + interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&cru SCLK_DDRCLK>; + clock-names = "dmc_clk"; + operating-points-v2 = <&dmc_opp_table>; + center-supply = <&ppvar_centerlogic>; + upthreshold = <15>; + downdifferential = <10>; + status = "disabled"; + }; + -- 2.6.6
WARNING: multiple messages have this Message-ID (diff)
From: hl@rock-chips.com (Lin Huang) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH 3/5] Documentation: bindings: add dt documentation for rk3399 dmc Date: Fri, 2 Sep 2016 06:31:23 +0800 [thread overview] Message-ID: <1472769085-20715-4-git-send-email-hl@rock-chips.com> (raw) In-Reply-To: <1472769085-20715-1-git-send-email-hl@rock-chips.com> This patch adds the documentation for rockchip rk3399 dmc driver. Signed-off-by: Lin Huang <hl@rock-chips.com> --- Changes in v8: - add ddr timing properties Changes in v7: -None Changes in v6: -Add more detail in Documentation Changes in v5: -None Changes in v4: -None Changes in v3: -None Changes in v2: -None Changes in v1: -None .../devicetree/bindings/devfreq/rk3399_dmc.txt | 173 +++++++++++++++++++++ 1 file changed, 173 insertions(+) create mode 100644 Documentation/devicetree/bindings/devfreq/rk3399_dmc.txt diff --git a/Documentation/devicetree/bindings/devfreq/rk3399_dmc.txt b/Documentation/devicetree/bindings/devfreq/rk3399_dmc.txt new file mode 100644 index 0000000..1f39b5cb --- /dev/null +++ b/Documentation/devicetree/bindings/devfreq/rk3399_dmc.txt @@ -0,0 +1,173 @@ +* Rockchip rk3399 DMC(Dynamic Memory Controller) device + +Required properties: +- compatible: Must be "rockchip,rk3399-dmc". +- devfreq-events: Node to get DDR loading, Refer to + Documentation/devicetree/bindings/devfreq/ + rockchip-dfi.txt +- interrupts: The interrupt number to the CPU. The interrupt + specifier format depends on the interrupt controller. + It should be DCF interrupts, when DDR dvfs finish, + it will happen. +- clocks: Phandles for clock specified in "clock-names" property +- clock-names : The name of clock used by the DFI, must be + "pclk_ddr_mon"; +- operating-points-v2: Refer to Documentation/devicetree/bindings/power/opp.txt + for details. +- center-supply: DMC supply node. +- status: Marks the node enabled/disabled. + +Following properties are ddr timing: + +- dram_speed_bin : Value is defined at include/dt-bindings/clock/ddr.h, + it select ddr3 cl-trp-trcd type, default value + "DDR3_DEFAULT".it must selected according to + "Speed Bin" in ddr3 datasheet, DO NOT use smaller + "Speed Bin" than ddr3 exactly is. + +- pd_idle : Config the PD_IDLE value, defined the power-down idle + period, memories are places into power-down mode if + bus is idle for PD_IDLE DFI clocks. + +- sr_idle : Configure the SR_IDLE value, defined the selfrefresh + idle period, memories are places into self-refresh + mode if bus is idle for SR_IDLE*1024 DFI clocks + (DFI clocks freq is half of dram's clocks), defaule + value is "0". + +- sr_mc_gate_idle : Defined the self-refresh with memory and controller + clock gating idle period, memories are places into + self-refresh mode and memory controller clock arg + gating if bus is idle for sr_mc_gate_idle*1024 DFI + clocks. + +- srpd_lite_idle : Defined the self-refresh power down idle period, + memories are places into self-refresh power down + mode if bus is idle for srpd_lite_idle*1024 DFI + clocks. This parameter is for LPDDR4 only. + +- standby_idle : Defined the standby idle period, memories are places + into self-refresh than controller, pi, phy and dram + clock will gating if bus is idle for + standby_idle * DFI clocks. + +- dram_dll_disb_freq : It's defined the DDR3 dll bypass frequency in MHz + when ddr freq less than DRAM_DLL_DISB_FREQ, ddr3 + dll will bypssed note: if dll was bypassed, the + odt also stop working. + +- phy_dll_disb_freq : Defined the PHY dll bypass frequency in MHz (Mega Hz), + when ddr freq less than DRAM_DLL_DISB_FREQ, phy dll + will bypssed. note: phy dll and phy odt are + independent + +- ddr3_odt_disb_freq : When dram type is DDR3, this parameter defined the + odt disable frequency in MHz (Mega Hz), when ddr + frequency less then ddr3_odt_disb_freq, the odt + on dram side and controller side are both disabled. + +- ddr3_drv : When dram type is DDR3, this parameter define the + dram side driver stength in ohm, default value is + DDR3_DS_40ohm. + +- ddr3_odt : When dram type is DDR3, this parameter define the + dram side ODT stength in ohm, default value is + DDR3_ODT_120ohm. + +- phy_ddr3_ca_drv : When dram type is DDR3, this parameter define the phy + side CA line(incluing command line, address line and + clock line) driver strength. default value is + PHY_DRV_ODT_40. + +- phy_ddr3_dq_drv : When dram type is DDR3, this parameter define the phy + side DQ line(incluing DQS/DQ/DM line) driver strength. + default value is PHY_DRV_ODT_40. + +- phy_ddr3_odt : When dram type is DDR3, this parameter define the + phy side odt strength, default value is + PHY_DRV_ODT_240. + +- lpddr3_odt_disb_freq : When dram type is LPDDR3, this parameter defined then + odt disable frequency in MHz (Mega Hz), when ddr + frequency less then ddr3_odt_disb_freq, the odt on + dram side and controller side are both disabled. + +- lpddr3_drv : When dram type is LPDDR3, this parameter define the + dram side driver stength in ohm, default value is + LP3_DS_34ohm. + +- lpddr3_odt : When dram type is LPDDR3, this parameter define the + dram side ODT stength in ohm, default value is + LP3_ODT_240ohm. + +- phy_lpddr3_ca_drv : When dram type is LPDDR3, this parameter define the + phy side CA line(incluing command line, address line + and clock line) driver strength. default value is + PHY_DRV_ODT_40. + +- phy_lpddr3_dq_drv : When dram type is LPDDR3, this parameter define the + phy side DQ line(incluing DQS/DQ/DM line) driver + strength. default value is PHY_DRV_ODT_40. + +- phy_lpddr3_odt : When dram type is LPDDR3, this parameter define the phy + side odt strength, default value is PHY_DRV_ODT_240. + +- lpddr4_odt_disb_freq : When dram type is LPDDR4, this parameter defined the + odt disable frequency in MHz (Mega Hz), when ddr + frequency less then ddr3_odt_disb_freq, the odt on + dram side and controller side are both disabled. + +- lpddr4_drv : When dram type is LPDDR4, this parameter define the + dram side driver stength in ohm, default value is + LP4_PDDS_60ohm. + +- lpddr4_dq_odt : When dram type is LPDDR4, this parameter define the + dram side ODT on dqs/dq line stength in ohm, default + value is LP4_DQ_ODT_40ohm. + +- lpddr4_ca_odt : When dram type is LPDDR4, this parameter define the + dram side ODT on ca line stength in ohm, default value + is LP4_CA_ODT_40ohm. + +- phy_lpddr4_ca_drv : When dram type is LPDDR4, this parameter define the + phy side CA line(incluing command address line) + driver strength. default value is PHY_DRV_ODT_40. + +- phy_lpddr4_ck_cs_drv : When dram type is LPDDR4, this parameter define the + phy side clock line and cs line driver strength. + default value is PHY_DRV_ODT_80. + +- phy_lpddr4_dq_drv : When dram type is LPDDR4, this parameter define the + phy side DQ line(incluing DQS/DQ/DM line) driver + strength. default value is PHY_DRV_ODT_80. + +- phy_lpddr4_odt : When dram type is LPDDR4, this parameter define the + phy side odt strength, default value is PHY_DRV_ODT_60. + +Example: + dmc_opp_table: dmc_opp_table { + compatible = "operating-points-v2"; + + opp00 { + opp-hz = /bits/ 64 <300000000>; + opp-microvolt = <900000>; + }; + opp01 { + opp-hz = /bits/ 64 <666000000>; + opp-microvolt = <900000>; + }; + }; + + dmc: dmc { + compatible = "rockchip,rk3399-dmc"; + devfreq-events = <&dfi>; + interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&cru SCLK_DDRCLK>; + clock-names = "dmc_clk"; + operating-points-v2 = <&dmc_opp_table>; + center-supply = <&ppvar_centerlogic>; + upthreshold = <15>; + downdifferential = <10>; + status = "disabled"; + }; + -- 2.6.6
next prev parent reply other threads:[~2016-09-01 22:32 UTC|newest] Thread overview: 33+ messages / expand[flat|nested] mbox.gz Atom feed top 2016-09-01 22:31 [PATCH 0/5] rk3399 support ddr frequency scaling Lin Huang 2016-09-01 22:31 ` Lin Huang 2016-09-01 22:31 ` [PATCH 1/5] Documentation: bindings: add dt documentation for dfi controller Lin Huang 2016-09-01 22:31 ` Lin Huang 2016-09-02 8:50 ` Chanwoo Choi 2016-09-02 8:50 ` Chanwoo Choi 2016-09-02 8:50 ` Chanwoo Choi 2016-09-01 22:31 ` [PATCH 2/5] PM / devfreq: event: support rockchip " Lin Huang 2016-09-01 22:31 ` Lin Huang 2016-09-01 22:31 ` Lin Huang [this message] 2016-09-01 22:31 ` [PATCH 3/5] Documentation: bindings: add dt documentation for rk3399 dmc Lin Huang 2016-09-02 8:53 ` Chanwoo Choi 2016-09-02 8:53 ` Chanwoo Choi 2016-09-02 8:53 ` Chanwoo Choi 2016-09-01 22:31 ` [PATCH 4/5] PM / devfreq: rockchip: add devfreq driver " Lin Huang 2016-09-01 22:31 ` Lin Huang 2016-09-01 22:31 ` Lin Huang 2016-09-01 23:17 ` Heiko Stübner 2016-09-01 23:17 ` Heiko Stübner 2016-09-01 23:17 ` Heiko Stübner 2016-09-02 1:46 ` Chanwoo Choi 2016-09-02 1:46 ` Chanwoo Choi 2016-09-02 1:23 ` kbuild test robot 2016-09-02 1:23 ` kbuild test robot 2016-09-02 1:23 ` kbuild test robot 2016-09-05 0:49 ` Chanwoo Choi 2016-09-05 0:49 ` Chanwoo Choi 2016-09-05 0:49 ` Chanwoo Choi 2016-09-01 22:31 ` [PATCH 5/5] drm/rockchip: Add dmc notifier in vop driver Lin Huang 2016-09-01 22:31 ` Lin Huang 2016-09-02 0:34 ` kbuild test robot 2016-09-02 0:34 ` kbuild test robot 2016-09-02 0:34 ` kbuild test robot
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1472769085-20715-4-git-send-email-hl@rock-chips.com \ --to=hl@rock-chips.com \ --cc=airlied@linux.ie \ --cc=cw00.choi@samsung.com \ --cc=dbasehore@chromium.org \ --cc=devicetree@vger.kernel.org \ --cc=dianders@chromium.org \ --cc=dri-devel@lists.freedesktop.org \ --cc=heiko@sntech.de \ --cc=kyungmin.park@samsung.com \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-pm@vger.kernel.org \ --cc=linux-rockchip@lists.infradead.org \ --cc=mark.rutland@arm.com \ --cc=mark.yao@rock-chips.com \ --cc=mturquette@baylibre.com \ --cc=myungjoo.ham@samsung.com \ --cc=sboyd@codeaurora.org \ --cc=sudeep.holla@arm.com \ --cc=tixy@linaro.org \ --cc=typ@rock-chips.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.