From: Minghuan Lian <Minghuan.Lian@nxp.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH 4/9] arm: ls1012a: add PCIe dts node
Date: Mon, 10 Oct 2016 16:47:43 +0800 [thread overview]
Message-ID: <1476089269-28697-4-git-send-email-Minghuan.Lian@nxp.com> (raw)
In-Reply-To: <1476089269-28697-1-git-send-email-Minghuan.Lian@nxp.com>
Signed-off-by: Minghuan Lian <Minghuan.Lian@nxp.com>
---
arch/arm/dts/fsl-ls1012a.dtsi | 15 +++++++++++++++
1 file changed, 15 insertions(+)
diff --git a/arch/arm/dts/fsl-ls1012a.dtsi b/arch/arm/dts/fsl-ls1012a.dtsi
index 024527e..c4ca9c1 100644
--- a/arch/arm/dts/fsl-ls1012a.dtsi
+++ b/arch/arm/dts/fsl-ls1012a.dtsi
@@ -103,5 +103,20 @@
status = "disabled";
};
+ pcie at 3400000 {
+ compatible = "fsl,ls-pcie", "snps,dw-pcie";
+ reg = <0x00 0x03400000 0x0 0x80000 /* dbi registers */
+ 0x00 0x03480000 0x0 0x40000 /* lut registers */
+ 0x00 0x034c0000 0x0 0x40000 /* pf controls registers */
+ 0x40 0x00000000 0x0 0x20000>; /* configuration space */
+ reg-names = "dbi", "lut", "ctrl", "config";
+ big-endian;
+ #address-cells = <3>;
+ #size-cells = <2>;
+ device_type = "pci";
+ bus-range = <0x0 0xff>;
+ ranges = <0x81000000 0x0 0x00000000 0x40 0x00020000 0x0 0x00010000 /* downstream I/O */
+ 0x82000000 0x0 0x40000000 0x40 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
+ };
};
};
--
1.9.1
next prev parent reply other threads:[~2016-10-10 8:47 UTC|newest]
Thread overview: 26+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-10-10 8:47 [U-Boot] [PATCH 1/9] dm: pci: return the real controller in pci_bus_to_hose() Minghuan Lian
2016-10-10 8:47 ` [U-Boot] [PATCH 2/9] dm: pci: remove pci_bus_to_hose(0) calling Minghuan Lian
2016-10-10 11:54 ` Bin Meng
2016-10-11 7:26 ` M.H. Lian
2016-10-10 8:47 ` [U-Boot] [PATCH 3/9] arm: ls1021a: add PCIe dts node Minghuan Lian
2016-10-10 8:47 ` Minghuan Lian [this message]
2016-10-10 8:47 ` [U-Boot] [PATCH 5/9] armv8: ls1043a: " Minghuan Lian
2016-10-10 8:47 ` [U-Boot] [PATCH 6/9] armv8: ls1046a: " Minghuan Lian
2016-10-10 8:47 ` [U-Boot] [PATCH 7/9] armv8: ls2080a: " Minghuan Lian
2016-10-10 8:47 ` [U-Boot] [PATCH 8/9] pci: layerscape: rewrite pci driver based on DM Minghuan Lian
2016-10-10 11:49 ` Bin Meng
2016-10-11 7:21 ` M.H. Lian
2016-10-11 7:28 ` Bin Meng
2016-10-10 8:47 ` [U-Boot] [PATCH 9/9] armv8: ls1046a: Enable PCIe support Minghuan Lian
2016-10-10 8:47 ` Minghuan Lian
2016-10-10 11:41 ` Bin Meng
2016-10-11 7:14 ` M.H. Lian
2016-10-10 9:03 ` [U-Boot] [PATCH 1/9] dm: pci: return the real controller in pci_bus_to_hose() Bin Meng
2016-10-10 9:09 ` M.H. Lian
2016-10-10 10:37 ` Bin Meng
2016-10-11 7:12 ` M.H. Lian
2016-10-11 7:43 ` Bin Meng
2016-10-11 9:36 ` M.H. Lian
2016-10-11 10:35 ` Bin Meng
2016-10-11 11:01 ` M.H. Lian
2016-11-07 18:13 ` york sun
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1476089269-28697-4-git-send-email-Minghuan.Lian@nxp.com \
--to=minghuan.lian@nxp.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.