* [U-Boot] [PATCH] arm: ls1021atwr: Enable RGMII TX/RX clock internal delay for AR8033
@ 2017-04-11 7:02 Alison Wang
0 siblings, 0 replies; only message in thread
From: Alison Wang @ 2017-04-11 7:02 UTC (permalink / raw)
To: u-boot
Since commit ce412b7, RGMII TX clock internal delay is not enabled for
AR8033 unconditionally. On LS1021ATWR board, the third port eTSEC3 uses
AR8033 in RGMII mode. The TX/RX internal delay needs to be enabled.
This patch will set PHY_INTERFACE_MODE_RGMII_ID to enable RGMII TX/RX
clock internal delay for AR8033 on the third port.
Signed-off-by: Alison Wang <alison.wang@nxp.com>
---
board/freescale/ls1021atwr/ls1021atwr.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/board/freescale/ls1021atwr/ls1021atwr.c b/board/freescale/ls1021atwr/ls1021atwr.c
index d96fd77..ff32d5c 100644
--- a/board/freescale/ls1021atwr/ls1021atwr.c
+++ b/board/freescale/ls1021atwr/ls1021atwr.c
@@ -273,6 +273,7 @@ int board_eth_init(bd_t *bis)
#endif
#ifdef CONFIG_TSEC3
SET_STD_TSEC_INFO(tsec_info[num], 3);
+ tsec_info[num].interface = PHY_INTERFACE_MODE_RGMII_ID;
num++;
#endif
if (!num) {
--
2.1.0.27.g96db324
^ permalink raw reply related [flat|nested] only message in thread
only message in thread, other threads:[~2017-04-11 7:02 UTC | newest]
Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2017-04-11 7:02 [U-Boot] [PATCH] arm: ls1021atwr: Enable RGMII TX/RX clock internal delay for AR8033 Alison Wang
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.