From: Eric Dumazet <eric.dumazet@gmail.com> To: David Miller <davem@davemloft.net> Cc: dingtianhong@huawei.com, leedom@chelsio.com, ashok.raj@intel.com, bhelgaas@google.com, helgaas@kernel.org, werner@chelsio.com, ganeshgr@chelsio.com, asit.k.mallick@intel.com, patrick.j.cramer@intel.com, Suravee.Suthikulpanit@amd.com, Bob.Shaw@amd.com, l.stach@pengutronix.de, amira@mellanox.com, gabriele.paoloni@huawei.com, David.Laight@aculab.com, jeffrey.t.kirsher@intel.com, catalin.marinas@arm.com, will.deacon@arm.com, mark.rutland@arm.com, robin.murphy@arm.com, alexander.duyck@gmail.com, linux-arm-kernel@lists.infradead.org, netdev@vger.kernel.org, linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, linuxarm@huawei.com Subject: Re: [PATCH v11 0/5] Add new PCI_DEV_FLAGS_NO_RELAXED_ORDERING flag Date: Tue, 15 Aug 2017 06:58:54 -0700 [thread overview] Message-ID: <1502805534.4936.73.camel@edumazet-glaptop3.roam.corp.google.com> (raw) In-Reply-To: <20170814.221512.1430356980828045690.davem@davemloft.net> On Mon, 2017-08-14 at 22:15 -0700, David Miller wrote: > From: Ding Tianhong <dingtianhong@huawei.com> > Date: Tue, 15 Aug 2017 11:23:22 +0800 > > > Some devices have problems with Transaction Layer Packets with the Relaxed > > Ordering Attribute set. This patch set adds a new PCIe Device Flag, > > PCI_DEV_FLAGS_NO_RELAXED_ORDERING, a set of PCI Quirks to catch some known > > devices with Relaxed Ordering issues, and a use of this new flag by the > > cxgb4 driver to avoid using Relaxed Ordering with problematic Root Complex > > Ports. > ... > > Series applied, thanks. I got a NULL deref in pci_find_pcie_root_port() Was it expected ? This local hack seems to fix the issue. diff --git a/drivers/pci/pci.c b/drivers/pci/pci.c index af0cc3456dc1b48b1325c06c5edd2ca8cc22a640..cfd8eb5a3d0ba8347d44952ffab28d9c761044d3 100644 --- a/drivers/pci/pci.c +++ b/drivers/pci/pci.c @@ -522,7 +522,7 @@ struct pci_dev *pci_find_pcie_root_port(struct pci_dev *dev) bridge = pci_upstream_bridge(bridge); } - if (pci_pcie_type(highest_pcie_bridge) != PCI_EXP_TYPE_ROOT_PORT) + if (highest_pcie_bridge && pci_pcie_type(highest_pcie_bridge) != PCI_EXP_TYPE_ROOT_PORT) return NULL; return highest_pcie_bridge;
WARNING: multiple messages have this Message-ID (diff)
From: eric.dumazet@gmail.com (Eric Dumazet) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH v11 0/5] Add new PCI_DEV_FLAGS_NO_RELAXED_ORDERING flag Date: Tue, 15 Aug 2017 06:58:54 -0700 [thread overview] Message-ID: <1502805534.4936.73.camel@edumazet-glaptop3.roam.corp.google.com> (raw) In-Reply-To: <20170814.221512.1430356980828045690.davem@davemloft.net> On Mon, 2017-08-14 at 22:15 -0700, David Miller wrote: > From: Ding Tianhong <dingtianhong@huawei.com> > Date: Tue, 15 Aug 2017 11:23:22 +0800 > > > Some devices have problems with Transaction Layer Packets with the Relaxed > > Ordering Attribute set. This patch set adds a new PCIe Device Flag, > > PCI_DEV_FLAGS_NO_RELAXED_ORDERING, a set of PCI Quirks to catch some known > > devices with Relaxed Ordering issues, and a use of this new flag by the > > cxgb4 driver to avoid using Relaxed Ordering with problematic Root Complex > > Ports. > ... > > Series applied, thanks. I got a NULL deref in pci_find_pcie_root_port() Was it expected ? This local hack seems to fix the issue. diff --git a/drivers/pci/pci.c b/drivers/pci/pci.c index af0cc3456dc1b48b1325c06c5edd2ca8cc22a640..cfd8eb5a3d0ba8347d44952ffab28d9c761044d3 100644 --- a/drivers/pci/pci.c +++ b/drivers/pci/pci.c @@ -522,7 +522,7 @@ struct pci_dev *pci_find_pcie_root_port(struct pci_dev *dev) bridge = pci_upstream_bridge(bridge); } - if (pci_pcie_type(highest_pcie_bridge) != PCI_EXP_TYPE_ROOT_PORT) + if (highest_pcie_bridge && pci_pcie_type(highest_pcie_bridge) != PCI_EXP_TYPE_ROOT_PORT) return NULL; return highest_pcie_bridge;
next prev parent reply other threads:[~2017-08-15 13:59 UTC|newest] Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top 2017-08-15 3:23 [PATCH v11 0/5] Add new PCI_DEV_FLAGS_NO_RELAXED_ORDERING flag Ding Tianhong 2017-08-15 3:23 ` Ding Tianhong 2017-08-15 3:23 ` [PATCH v11 1/5] PCI: Disable PCIe Relaxed Ordering if unsupported Ding Tianhong 2017-08-15 3:23 ` Ding Tianhong 2017-08-15 3:23 ` [PATCH v11 2/5] PCI: Disable Relaxed Ordering for some Intel processors Ding Tianhong 2017-08-15 3:23 ` Ding Tianhong 2017-08-15 3:23 ` [PATCH v11 3/5] PCI: Disable Relaxed Ordering Attributes for AMD A1100 Ding Tianhong 2017-08-15 3:23 ` Ding Tianhong 2017-08-15 3:23 ` Ding Tianhong 2017-08-15 3:23 ` [PATCH v11 4/5] net/cxgb4: Use new PCI_DEV_FLAGS_NO_RELAXED_ORDERING flag Ding Tianhong 2017-08-15 3:23 ` Ding Tianhong 2017-08-15 3:23 ` [PATCH v11 5/5] net/cxgb4vf: " Ding Tianhong 2017-08-15 3:23 ` Ding Tianhong 2017-08-15 5:15 ` [PATCH v11 0/5] Add " David Miller 2017-08-15 5:15 ` David Miller 2017-08-15 13:58 ` Eric Dumazet [this message] 2017-08-15 13:58 ` Eric Dumazet 2017-08-15 13:58 ` Eric Dumazet 2017-08-15 14:03 ` Eric Dumazet 2017-08-15 14:03 ` Eric Dumazet 2017-08-15 14:03 ` Eric Dumazet 2017-08-15 14:45 ` Ding Tianhong 2017-08-15 14:45 ` Ding Tianhong 2017-08-15 14:45 ` Ding Tianhong
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1502805534.4936.73.camel@edumazet-glaptop3.roam.corp.google.com \ --to=eric.dumazet@gmail.com \ --cc=Bob.Shaw@amd.com \ --cc=David.Laight@aculab.com \ --cc=Suravee.Suthikulpanit@amd.com \ --cc=alexander.duyck@gmail.com \ --cc=amira@mellanox.com \ --cc=ashok.raj@intel.com \ --cc=asit.k.mallick@intel.com \ --cc=bhelgaas@google.com \ --cc=catalin.marinas@arm.com \ --cc=davem@davemloft.net \ --cc=dingtianhong@huawei.com \ --cc=gabriele.paoloni@huawei.com \ --cc=ganeshgr@chelsio.com \ --cc=helgaas@kernel.org \ --cc=jeffrey.t.kirsher@intel.com \ --cc=l.stach@pengutronix.de \ --cc=leedom@chelsio.com \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-pci@vger.kernel.org \ --cc=linuxarm@huawei.com \ --cc=mark.rutland@arm.com \ --cc=netdev@vger.kernel.org \ --cc=patrick.j.cramer@intel.com \ --cc=robin.murphy@arm.com \ --cc=werner@chelsio.com \ --cc=will.deacon@arm.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.