From: Aapo Vienamo <avienamo@nvidia.com> To: Ulf Hansson <ulf.hansson@linaro.org>, Rob Herring <robh+dt@kernel.org>, Mark Rutland <mark.rutland@arm.com>, Thierry Reding <thierry.reding@gmail.com>, Jonathan Hunter <jonathanh@nvidia.com>, Adrian Hunter <adrian.hunter@intel.com>, Mikko Perttunen <mperttunen@nvidia.com> Cc: linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org, Aapo Vienamo <avienamo@nvidia.com> Subject: [PATCH v2 00/10] Tegra SDHCI enable 1.8 V signaling on Tegar210 and Tegra186 Date: Thu, 26 Jul 2018 15:19:10 +0300 [thread overview] Message-ID: <1532607560-11253-1-git-send-email-avienamo@nvidia.com> (raw) Hi all, Reconfigure pad voltages as part of mmc voltage switching on controllers with adjustable voltages. Allow for reconfiguration of the signaling voltage of SDMMC1 on Tegra210 P2597 and fix SDMMC4 signaling voltage regulator configuration on Tegra210 P2180. This series depends on the "Tegra PMC pinctrl pad configuration" series posted earlier. Changelog: v2: - Change the pinctrl bindings commit title - Use IS_ERR in tegra_sdhci_init_pinctrl_info() - Add nvidia,only-1-8-v property - Disable UHS modes in case the pad and regulator configuration is invalid Aapo Vienamo (10): dt-bindings: mmc: tegra: Add pad voltage control properties dt-bindings: mmc: tegra: Add nvidia,only-1-8-v property mmc: tegra: Reconfigure pad voltages during voltage switching arm64: dts: Add Tegra210 sdmmc pinctrl voltage states arm64: dts: Add Tegra186 sdmmc pinctrl voltage states arm64: dts: tegra210-p2180: Allow ldo2 to go down to 1.8 V arm64: dts: tegra210-p2180: Correct sdmmc4 vqmmc-supply arm64: dts: tegra210-p2597: Remove no-1-8-v from sdmmc1 arm64: dts: tegra210: Add nvidia,only-1-8-v to sdmmc4 arm64: dts: tegra186: Add nvidia,only-1-8-v to sdmmc4 .../bindings/mmc/nvidia,tegra20-sdhci.txt | 24 ++++ arch/arm64/boot/dts/nvidia/tegra186.dtsi | 41 ++++++ arch/arm64/boot/dts/nvidia/tegra210-p2180.dtsi | 12 +- arch/arm64/boot/dts/nvidia/tegra210-p2597.dtsi | 1 - arch/arm64/boot/dts/nvidia/tegra210.dtsi | 28 +++++ drivers/mmc/host/sdhci-tegra.c | 140 +++++++++++++++++++-- 6 files changed, 222 insertions(+), 24 deletions(-) -- 2.7.4
WARNING: multiple messages have this Message-ID (diff)
From: Aapo Vienamo <avienamo@nvidia.com> To: Ulf Hansson <ulf.hansson@linaro.org>, Rob Herring <robh+dt@kernel.org>, Mark Rutland <mark.rutland@arm.com>, Thierry Reding <thierry.reding@gmail.com>, Jonathan Hunter <jonathanh@nvidia.com>, Adrian Hunter <adrian.hunter@intel.com>, Mikko Perttunen <mperttunen@nvidia.com> Cc: <linux-mmc@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>, Aapo Vienamo <avienamo@nvidia.com> Subject: [PATCH v2 00/10] Tegra SDHCI enable 1.8 V signaling on Tegar210 and Tegra186 Date: Thu, 26 Jul 2018 15:19:10 +0300 [thread overview] Message-ID: <1532607560-11253-1-git-send-email-avienamo@nvidia.com> (raw) Hi all, Reconfigure pad voltages as part of mmc voltage switching on controllers with adjustable voltages. Allow for reconfiguration of the signaling voltage of SDMMC1 on Tegra210 P2597 and fix SDMMC4 signaling voltage regulator configuration on Tegra210 P2180. This series depends on the "Tegra PMC pinctrl pad configuration" series posted earlier. Changelog: v2: - Change the pinctrl bindings commit title - Use IS_ERR in tegra_sdhci_init_pinctrl_info() - Add nvidia,only-1-8-v property - Disable UHS modes in case the pad and regulator configuration is invalid Aapo Vienamo (10): dt-bindings: mmc: tegra: Add pad voltage control properties dt-bindings: mmc: tegra: Add nvidia,only-1-8-v property mmc: tegra: Reconfigure pad voltages during voltage switching arm64: dts: Add Tegra210 sdmmc pinctrl voltage states arm64: dts: Add Tegra186 sdmmc pinctrl voltage states arm64: dts: tegra210-p2180: Allow ldo2 to go down to 1.8 V arm64: dts: tegra210-p2180: Correct sdmmc4 vqmmc-supply arm64: dts: tegra210-p2597: Remove no-1-8-v from sdmmc1 arm64: dts: tegra210: Add nvidia,only-1-8-v to sdmmc4 arm64: dts: tegra186: Add nvidia,only-1-8-v to sdmmc4 .../bindings/mmc/nvidia,tegra20-sdhci.txt | 24 ++++ arch/arm64/boot/dts/nvidia/tegra186.dtsi | 41 ++++++ arch/arm64/boot/dts/nvidia/tegra210-p2180.dtsi | 12 +- arch/arm64/boot/dts/nvidia/tegra210-p2597.dtsi | 1 - arch/arm64/boot/dts/nvidia/tegra210.dtsi | 28 +++++ drivers/mmc/host/sdhci-tegra.c | 140 +++++++++++++++++++-- 6 files changed, 222 insertions(+), 24 deletions(-) -- 2.7.4
next reply other threads:[~2018-07-26 12:19 UTC|newest] Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top 2018-07-26 12:19 Aapo Vienamo [this message] 2018-07-26 12:19 ` [PATCH v2 00/10] Tegra SDHCI enable 1.8 V signaling on Tegar210 and Tegra186 Aapo Vienamo 2018-07-26 12:19 ` [PATCH v2 01/10] dt-bindings: mmc: tegra: Add pad voltage control properties Aapo Vienamo 2018-07-26 12:19 ` Aapo Vienamo 2018-07-30 23:22 ` Rob Herring 2018-07-26 12:19 ` [PATCH v2 02/10] dt-bindings: mmc: tegra: Add nvidia,only-1-8-v property Aapo Vienamo 2018-07-26 12:19 ` Aapo Vienamo 2018-07-26 13:05 ` Stefan Agner 2018-07-27 8:05 ` Aapo Vienamo 2018-07-27 8:05 ` Aapo Vienamo 2018-07-30 23:24 ` Rob Herring 2018-07-26 12:19 ` [PATCH v2 03/10] mmc: tegra: Reconfigure pad voltages during voltage switching Aapo Vienamo 2018-07-26 12:19 ` Aapo Vienamo 2018-07-26 13:33 ` Stefan Agner 2018-07-27 8:44 ` Aapo Vienamo 2018-07-27 8:44 ` Aapo Vienamo 2018-07-26 12:19 ` [PATCH v2 04/10] arm64: dts: Add Tegra210 sdmmc pinctrl voltage states Aapo Vienamo 2018-07-26 12:19 ` Aapo Vienamo 2018-07-26 12:19 ` [PATCH v2 05/10] arm64: dts: Add Tegra186 " Aapo Vienamo 2018-07-26 12:19 ` Aapo Vienamo 2018-07-26 12:19 ` [PATCH v2 06/10] arm64: dts: tegra210-p2180: Allow ldo2 to go down to 1.8 V Aapo Vienamo 2018-07-26 12:19 ` Aapo Vienamo 2018-07-26 12:19 ` [PATCH v2 07/10] arm64: dts: tegra210-p2180: Correct sdmmc4 vqmmc-supply Aapo Vienamo 2018-07-26 12:19 ` Aapo Vienamo 2018-07-26 12:19 ` [PATCH v2 08/10] arm64: dts: tegra210-p2597: Remove no-1-8-v from sdmmc1 Aapo Vienamo 2018-07-26 12:19 ` Aapo Vienamo 2018-07-26 12:19 ` [PATCH v2 09/10] arm64: dts: tegra210: Add nvidia,only-1-8-v to sdmmc4 Aapo Vienamo 2018-07-26 12:19 ` Aapo Vienamo 2018-07-26 12:19 ` [PATCH v2 10/10] arm64: dts: tegra186: " Aapo Vienamo 2018-07-26 12:19 ` Aapo Vienamo
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1532607560-11253-1-git-send-email-avienamo@nvidia.com \ --to=avienamo@nvidia.com \ --cc=adrian.hunter@intel.com \ --cc=devicetree@vger.kernel.org \ --cc=jonathanh@nvidia.com \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-mmc@vger.kernel.org \ --cc=linux-tegra@vger.kernel.org \ --cc=mark.rutland@arm.com \ --cc=mperttunen@nvidia.com \ --cc=robh+dt@kernel.org \ --cc=thierry.reding@gmail.com \ --cc=ulf.hansson@linaro.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.