All of lore.kernel.org
 help / color / mirror / Atom feed
* [PATCH] clk: x86: Set default parent to 48Mhz
@ 2018-08-21  6:51 ` Akshu Agrawal
  0 siblings, 0 replies; 8+ messages in thread
From: Akshu Agrawal @ 2018-08-21  6:51 UTC (permalink / raw)
  Cc: djkurtz, akshu.agrawal, Alexander.Deucher, Michael Turquette,
	Stephen Boyd, Akshu Agrawal, Rafael J. Wysocki,
	open list:COMMON CLK FRAMEWORK, open list

System clk provided in ST soc can be set to:
48Mhz, non-spread
25Mhz, spread
To get accurate rate, we need it to set it at non-spread
option which is 48Mhz.

Signed-off-by: Akshu Agrawal <akshu.agrawal@amd.com>
---
 drivers/clk/x86/clk-st.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/clk/x86/clk-st.c b/drivers/clk/x86/clk-st.c
index fb62f39..3a0996f 100644
--- a/drivers/clk/x86/clk-st.c
+++ b/drivers/clk/x86/clk-st.c
@@ -46,7 +46,7 @@ static int st_clk_probe(struct platform_device *pdev)
 		clk_oscout1_parents, ARRAY_SIZE(clk_oscout1_parents),
 		0, st_data->base + CLKDRVSTR2, OSCOUT1CLK25MHZ, 3, 0, NULL);
 
-	clk_set_parent(hws[ST_CLK_MUX]->clk, hws[ST_CLK_25M]->clk);
+	clk_set_parent(hws[ST_CLK_MUX]->clk, hws[ST_CLK_48M]->clk);
 
 	hws[ST_CLK_GATE] = clk_hw_register_gate(NULL, "oscout1", "oscout1_mux",
 		0, st_data->base + MISCCLKCNTL1, OSCCLKENB,
-- 
1.9.1


^ permalink raw reply related	[flat|nested] 8+ messages in thread

end of thread, other threads:[~2018-08-30 21:47 UTC | newest]

Thread overview: 8+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2018-08-21  6:51 [PATCH] clk: x86: Set default parent to 48Mhz Akshu Agrawal
2018-08-21  6:51 ` Akshu Agrawal
2018-08-27 23:00 ` Daniel Kurtz
2018-08-28 22:29 ` Stephen Boyd
2018-08-28 22:29   ` Stephen Boyd
2018-08-29  4:24   ` Agrawal, Akshu
2018-08-30 21:47 ` Stephen Boyd
2018-08-30 21:47   ` Stephen Boyd

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.