From: Chris Wilson <chris@chris-wilson.co.uk>
To: Radhakrishna Sripada <radhakrishna.sripada@intel.com>,
intel-gfx@lists.freedesktop.org
Cc: Oscar Mateo Lozano <oscar.mateo@intel.com>,
Michel Thierry <michel.thierry@intel.com>
Subject: Re: [PATCH 1/7] drm/i915/icl: Add WaEnable32PlaneMode
Date: Fri, 28 Sep 2018 17:51:55 +0100 [thread overview]
Message-ID: <153815351510.11401.2821502389222562900@skylake-alporthouse-com> (raw)
In-Reply-To: <20180928164738.9756-1-radhakrishna.sripada@intel.com>
Quoting Radhakrishna Sripada (2018-09-28 17:47:32)
> Gen11 Display suports 32 planes in total. Enable the new format in context
> status to be used and expanded to 32 planes.
>
> Cc: Oscar Mateo Lozano <oscar.mateo@intel.com>
> Cc: Michel Thierry <michel.thierry@intel.com>
> Cc: James Ausmus <james.ausmus@intel.com>
> Cc: Anusha Srivatsa <anusha.srivatsa@intel.com>
> Signed-off-by: Radhakrishna Sripada <radhakrishna.sripada@intel.com>
> ---
> drivers/gpu/drm/i915/i915_reg.h | 1 +
> drivers/gpu/drm/i915/intel_workarounds.c | 4 ++++
> 2 files changed, 5 insertions(+)
>
> diff --git a/drivers/gpu/drm/i915/i915_reg.h b/drivers/gpu/drm/i915/i915_reg.h
> index 27e650fe591b..263de5b54d69 100644
> --- a/drivers/gpu/drm/i915/i915_reg.h
> +++ b/drivers/gpu/drm/i915/i915_reg.h
> @@ -2573,6 +2573,7 @@ enum i915_power_well_id {
> /* chicken reg for WaConextSwitchWithConcurrentTLBInvalidate */
> #define GEN9_CSFE_CHICKEN1_RCS _MMIO(0x20D4)
> #define GEN9_PREEMPT_GPGPU_SYNC_SWITCH_DISABLE (1 << 2)
> +#define GEN11_ENABLE_32_PLANE_MODE (1 << 7)
>
> /* WaClearTdlStateAckDirtyBits */
> #define GEN8_STATE_ACK _MMIO(0x20F0)
> diff --git a/drivers/gpu/drm/i915/intel_workarounds.c b/drivers/gpu/drm/i915/intel_workarounds.c
> index 4bcdeaf8d98f..ba4009b4ad2c 100644
> --- a/drivers/gpu/drm/i915/intel_workarounds.c
> +++ b/drivers/gpu/drm/i915/intel_workarounds.c
> @@ -905,6 +905,10 @@ static void icl_gt_workarounds_apply(struct drm_i915_private *dev_priv)
> I915_WRITE(GAMT_CHKN_BIT_REG,
> I915_READ(GAMT_CHKN_BIT_REG) |
> GAMT_CHKN_DISABLE_L3_COH_PIPE);
> +
> + /* WaEnable32PlaneMode:icl */
> + I915_WRITE(GEN9_CSFE_CHICKEN1_RCS,
> + _MASKED_BIT_ENABLE(GEN11_ENABLE_32_PLANE_MODE));
gt_wa for display? Odd choice of location.
-Chris
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2018-09-28 16:52 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-09-28 16:47 [PATCH 1/7] drm/i915/icl: Add WaEnable32PlaneMode Radhakrishna Sripada
2018-09-28 16:47 ` [PATCH 2/7] drm/i915/icl: apply Display WA #1178 to fix type C dongles Radhakrishna Sripada
2018-09-28 16:47 ` [PATCH 3/7] drm/i915/icl: Implement Display WA_1405510057 Radhakrishna Sripada
2018-09-28 16:47 ` [PATCH 4/7] drm/i915/icl: WaSendPushConstantsFromMMIO Radhakrishna Sripada
2018-09-28 16:53 ` Chris Wilson
2018-10-01 10:40 ` Mika Kuoppala
2018-10-01 10:48 ` Joonas Lahtinen
2018-09-28 16:47 ` [PATCH 5/7] drm/i915/icl: WaAllowUMDToModifyHalfSliceChicken2 Radhakrishna Sripada
2018-09-28 16:53 ` Chris Wilson
2018-09-28 16:47 ` [PATCH 6/7] drm/i915/icl: WaAllowUMDToModifyHalfSliceChicken7 Radhakrishna Sripada
2018-09-28 16:47 ` [PATCH 7/7] drm/i915/icl: Add Wa_1406609255 Radhakrishna Sripada
2018-09-28 22:19 ` Anuj Phogat
2018-10-01 10:36 ` Mika Kuoppala
2018-10-01 11:05 ` Mika Kuoppala
2018-09-28 16:51 ` Chris Wilson [this message]
2018-10-01 11:52 ` ✓ Fi.CI.BAT: success for series starting with [1/7] drm/i915/icl: Add WaEnable32PlaneMode Patchwork
2018-10-01 13:15 ` ✓ Fi.CI.IGT: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=153815351510.11401.2821502389222562900@skylake-alporthouse-com \
--to=chris@chris-wilson.co.uk \
--cc=intel-gfx@lists.freedesktop.org \
--cc=michel.thierry@intel.com \
--cc=oscar.mateo@intel.com \
--cc=radhakrishna.sripada@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.