From: Andrew-sh.Cheng <andrew-sh.cheng@mediatek.com> To: MyungJoo Ham <myungjoo.ham@samsung.com>, Kyungmin Park <kyungmin.park@samsung.com>, Chanwoo Choi <cw00.choi@samsung.com>, Rob Herring <robh+dt@kernel.org>, Mark Rutland <mark.rutland@arm.com>, Matthias Brugger <matthias.bgg@gmail.com>, "Rafael J. Wysocki" <rjw@rjwysocki.net>, Viresh Kumar <viresh.kumar@linaro.org>, Nishanth Menon <nm@ti.com>, Stephen Boyd <sboyd@kernel.org> Cc: devicetree@vger.kernel.org, "Andrew-sh.Cheng" <andrew-sh.cheng@mediatek.com>, srv_heupstream@mediatek.com, linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, fan.chen@mediatek.com, linux-mediatek@lists.infradead.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH 0/8] Add cpufreq and cci devfreq for mt8183, and SVS support Date: Thu, 16 May 2019 17:08:37 +0800 [thread overview] Message-ID: <1557997725-12178-1-git-send-email-andrew-sh.cheng@mediatek.com> (raw) From: "Andrew-sh.Cheng" <andrew-sh.cheng@mediatek.com> MT8183 supports CPU DVFS and CCI DVFS, and LITTLE cpus and CCI are in the same voltage domain. So, this series is to add drivers to handle the voltage coupling between CPU and CCI DVFS. For SVS support, add OPP_EVENT_ADJUST_VOLTAGE and corresponding reaction. Andrew-sh.Cheng (7): cpufreq: mediatek: change to regulator_get_optional cpufreq: mediatek: add clock enable for intermediate clock cpufreq: mediatek: Add support for mt8183 dt-bindings: devfreq: add compatible for mt8183 cci devfreq devfreq: add mediatek cci devfreq cpufreq: mediatek: add opp notification for SVS support devfreq: cci devfreq register opp notification for SVS support Stephen Boyd (1): PM / OPP: Support adjusting OPP voltages at runtime .../bindings/devfreq/mt8183-cci-devfreq.txt | 20 ++ drivers/cpufreq/cpufreq-dt-platdev.c | 1 + drivers/cpufreq/mediatek-cpufreq.c | 88 +++++- drivers/devfreq/Kconfig | 10 + drivers/devfreq/Makefile | 1 + drivers/devfreq/mt8183-cci-devfreq.c | 310 +++++++++++++++++++++ drivers/opp/core.c | 78 ++++++ include/linux/pm_opp.h | 11 + 8 files changed, 517 insertions(+), 2 deletions(-) create mode 100644 Documentation/devicetree/bindings/devfreq/mt8183-cci-devfreq.txt create mode 100644 drivers/devfreq/mt8183-cci-devfreq.c -- 2.12.5
WARNING: multiple messages have this Message-ID (diff)
From: Andrew-sh.Cheng <andrew-sh.cheng@mediatek.com> To: MyungJoo Ham <myungjoo.ham@samsung.com>, Kyungmin Park <kyungmin.park@samsung.com>, Chanwoo Choi <cw00.choi@samsung.com>, "Rob Herring" <robh+dt@kernel.org>, Mark Rutland <mark.rutland@arm.com>, "Matthias Brugger" <matthias.bgg@gmail.com>, "Rafael J. Wysocki" <rjw@rjwysocki.net>, Viresh Kumar <viresh.kumar@linaro.org>, Nishanth Menon <nm@ti.com>, "Stephen Boyd" <sboyd@kernel.org> Cc: devicetree@vger.kernel.org, "Andrew-sh.Cheng" <andrew-sh.cheng@mediatek.com>, srv_heupstream@mediatek.com, linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, fan.chen@mediatek.com, linux-mediatek@lists.infradead.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH 0/8] Add cpufreq and cci devfreq for mt8183, and SVS support Date: Thu, 16 May 2019 17:08:37 +0800 [thread overview] Message-ID: <1557997725-12178-1-git-send-email-andrew-sh.cheng@mediatek.com> (raw) From: "Andrew-sh.Cheng" <andrew-sh.cheng@mediatek.com> MT8183 supports CPU DVFS and CCI DVFS, and LITTLE cpus and CCI are in the same voltage domain. So, this series is to add drivers to handle the voltage coupling between CPU and CCI DVFS. For SVS support, add OPP_EVENT_ADJUST_VOLTAGE and corresponding reaction. Andrew-sh.Cheng (7): cpufreq: mediatek: change to regulator_get_optional cpufreq: mediatek: add clock enable for intermediate clock cpufreq: mediatek: Add support for mt8183 dt-bindings: devfreq: add compatible for mt8183 cci devfreq devfreq: add mediatek cci devfreq cpufreq: mediatek: add opp notification for SVS support devfreq: cci devfreq register opp notification for SVS support Stephen Boyd (1): PM / OPP: Support adjusting OPP voltages at runtime .../bindings/devfreq/mt8183-cci-devfreq.txt | 20 ++ drivers/cpufreq/cpufreq-dt-platdev.c | 1 + drivers/cpufreq/mediatek-cpufreq.c | 88 +++++- drivers/devfreq/Kconfig | 10 + drivers/devfreq/Makefile | 1 + drivers/devfreq/mt8183-cci-devfreq.c | 310 +++++++++++++++++++++ drivers/opp/core.c | 78 ++++++ include/linux/pm_opp.h | 11 + 8 files changed, 517 insertions(+), 2 deletions(-) create mode 100644 Documentation/devicetree/bindings/devfreq/mt8183-cci-devfreq.txt create mode 100644 drivers/devfreq/mt8183-cci-devfreq.c -- 2.12.5 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next reply other threads:[~2019-05-16 9:08 UTC|newest] Thread overview: 38+ messages / expand[flat|nested] mbox.gz Atom feed top 2019-05-16 9:08 Andrew-sh.Cheng [this message] 2019-05-16 9:08 ` [PATCH 0/8] Add cpufreq and cci devfreq for mt8183, and SVS support Andrew-sh.Cheng [not found] ` <1557997725-12178-1-git-send-email-andrew-sh.cheng-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org> 2019-05-16 9:08 ` [PATCH 1/8] cpufreq: mediatek: change to regulator_get_optional Andrew-sh.Cheng 2019-05-16 9:08 ` Andrew-sh.Cheng 2019-05-16 9:08 ` [PATCH 2/8] cpufreq: mediatek: add clock enable for intermediate clock Andrew-sh.Cheng 2019-05-16 9:08 ` Andrew-sh.Cheng 2019-05-16 9:08 ` [PATCH 3/8] cpufreq: mediatek: Add support for mt8183 Andrew-sh.Cheng 2019-05-16 9:08 ` Andrew-sh.Cheng 2019-05-16 9:08 ` [PATCH 4/8] dt-bindings: devfreq: add compatible for mt8183 cci devfreq Andrew-sh.Cheng 2019-05-16 9:08 ` Andrew-sh.Cheng 2019-05-20 4:43 ` Viresh Kumar 2019-05-20 4:43 ` Viresh Kumar 2019-05-16 9:08 ` [PATCH 5/8] devfreq: add mediatek " Andrew-sh.Cheng 2019-05-16 9:08 ` Andrew-sh.Cheng 2019-05-16 9:08 ` [PATCH 6/8] PM / OPP: Support adjusting OPP voltages at runtime Andrew-sh.Cheng 2019-05-16 9:08 ` Andrew-sh.Cheng 2019-05-20 4:47 ` Viresh Kumar 2019-05-20 4:47 ` Viresh Kumar 2019-07-29 3:39 ` Roger Lu 2019-07-29 3:39 ` Roger Lu 2019-07-29 3:39 ` Roger Lu 2019-07-29 9:20 ` Viresh Kumar 2019-07-29 9:20 ` Viresh Kumar 2019-07-29 9:20 ` Viresh Kumar 2019-05-16 9:08 ` [PATCH 7/8] cpufreq: mediatek: add opp notification for SVS support Andrew-sh.Cheng 2019-05-16 9:08 ` Andrew-sh.Cheng 2019-05-27 7:02 ` Hsin-Yi Wang 2019-05-27 7:02 ` Hsin-Yi Wang 2019-05-27 7:02 ` Hsin-Yi Wang 2019-05-16 9:08 ` [PATCH 8/8] devfreq: mediatek: cci devfreq register " Andrew-sh.Cheng 2019-05-16 9:08 ` Andrew-sh.Cheng 2019-05-24 8:04 ` Hsin-Yi Wang 2019-05-24 8:04 ` Hsin-Yi Wang 2019-05-24 8:04 ` Hsin-Yi Wang 2019-05-16 9:23 ` [PATCH 0/8] Add cpufreq and cci devfreq for mt8183, and " Viresh Kumar 2019-05-16 9:23 ` Viresh Kumar 2019-05-16 12:23 ` andrew-sh.cheng 2019-05-16 12:23 ` andrew-sh.cheng
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1557997725-12178-1-git-send-email-andrew-sh.cheng@mediatek.com \ --to=andrew-sh.cheng@mediatek.com \ --cc=cw00.choi@samsung.com \ --cc=devicetree@vger.kernel.org \ --cc=fan.chen@mediatek.com \ --cc=kyungmin.park@samsung.com \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-mediatek@lists.infradead.org \ --cc=linux-pm@vger.kernel.org \ --cc=mark.rutland@arm.com \ --cc=matthias.bgg@gmail.com \ --cc=myungjoo.ham@samsung.com \ --cc=nm@ti.com \ --cc=rjw@rjwysocki.net \ --cc=robh+dt@kernel.org \ --cc=sboyd@kernel.org \ --cc=srv_heupstream@mediatek.com \ --cc=viresh.kumar@linaro.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.