From: Sowjanya Komatineni <skomatineni@nvidia.com> To: thierry.reding@gmail.com, jonathanh@nvidia.com Cc: jckuo@nvidia.com, talho@nvidia.com, josephl@nvidia.com, skomatineni@nvidia.com, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH V1 03/12] clk: tegra: save and restore PLLs state for system Date: Tue, 21 May 2019 16:31:14 -0700 [thread overview] Message-ID: <1558481483-22254-4-git-send-email-skomatineni@nvidia.com> (raw) In-Reply-To: <1558481483-22254-1-git-send-email-skomatineni@nvidia.com> This patch has implementation of saving and restoring PLL's state to support system suspend and resume operations. Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com> --- drivers/clk/tegra/clk-divider.c | 19 ++++ drivers/clk/tegra/clk-pll-out.c | 25 +++++ drivers/clk/tegra/clk-pll.c | 220 ++++++++++++++++++++++++++++++++++++---- drivers/clk/tegra/clk.h | 14 +++ 4 files changed, 258 insertions(+), 20 deletions(-) diff --git a/drivers/clk/tegra/clk-divider.c b/drivers/clk/tegra/clk-divider.c index 2a1822a22740..718694727042 100644 --- a/drivers/clk/tegra/clk-divider.c +++ b/drivers/clk/tegra/clk-divider.c @@ -14,6 +14,7 @@ * along with this program. If not, see <http://www.gnu.org/licenses/>. */ +#include <linux/clk.h> #include <linux/kernel.h> #include <linux/io.h> #include <linux/err.h> @@ -179,3 +180,21 @@ struct clk *tegra_clk_register_mc(const char *name, const char *parent_name, reg, 16, 1, CLK_DIVIDER_READ_ONLY, mc_div_table, lock); } + +#if defined(CONFIG_PM_SLEEP) +void tegra_clk_divider_resume(struct clk_hw *hw, unsigned long rate) +{ + struct clk_hw *parent = clk_hw_get_parent(hw); + unsigned long parent_rate; + + if (IS_ERR(parent)) { + WARN_ON(1); + return; + } + + parent_rate = clk_hw_get_rate(parent); + + if (clk_frac_div_set_rate(hw, rate, parent_rate) < 0) + WARN_ON(1); +} +#endif diff --git a/drivers/clk/tegra/clk-pll-out.c b/drivers/clk/tegra/clk-pll-out.c index 257cae0c1488..8b8c3b77d243 100644 --- a/drivers/clk/tegra/clk-pll-out.c +++ b/drivers/clk/tegra/clk-pll-out.c @@ -14,6 +14,7 @@ * along with this program. If not, see <http://www.gnu.org/licenses/>. */ +#include <linux/clk.h> #include <linux/kernel.h> #include <linux/io.h> #include <linux/err.h> @@ -120,3 +121,27 @@ struct clk *tegra_clk_register_pll_out(const char *name, return clk; } + +#if defined(CONFIG_PM_SLEEP) +void tegra_clk_pll_out_resume(struct clk *clk, unsigned long rate) +{ + struct clk_hw *hw = __clk_get_hw(clk); + struct clk_hw *parent = clk_hw_get_parent(hw); + + if (IS_ERR(parent)) { + WARN_ON(1); + return; + } + + tegra_clk_divider_resume(parent, rate); + clk_pll_out_enable(hw); +} + +void tegra_clk_sync_state_pll_out(struct clk *clk) +{ + struct clk_hw *hw = __clk_get_hw(clk); + + if (!__clk_get_enable_count(clk)) + clk_pll_out_disable(hw); +} +#endif diff --git a/drivers/clk/tegra/clk-pll.c b/drivers/clk/tegra/clk-pll.c index 6b976b2514f7..a47950256598 100644 --- a/drivers/clk/tegra/clk-pll.c +++ b/drivers/clk/tegra/clk-pll.c @@ -20,6 +20,7 @@ #include <linux/err.h> #include <linux/clk.h> #include <linux/clk-provider.h> +#include <linux/clk/tegra.h> #include "clk.h" @@ -1813,6 +1814,28 @@ static int clk_pllu_tegra114_enable(struct clk_hw *hw) return ret; } + +static void _clk_plle_tegra_init_parent(struct tegra_clk_pll *pll) +{ + u32 val, val_aux; + + /* ensure parent is set to pll_ref */ + + val = pll_readl_base(pll); + val_aux = pll_readl(pll->params->aux_reg, pll); + + if (val & PLL_BASE_ENABLE) { + if ((val_aux & PLLE_AUX_PLLRE_SEL) || + (val_aux & PLLE_AUX_PLLP_SEL)) + WARN(1, "pll_e enabled with unsupported parent %s\n", + (val_aux & PLLE_AUX_PLLP_SEL) ? "pllp_out0" : + "pll_re_vco"); + } else { + val_aux &= ~(PLLE_AUX_PLLRE_SEL | PLLE_AUX_PLLP_SEL); + pll_writel(val_aux, pll->params->aux_reg, pll); + fence_udelay(1, pll->clk_base); + } +} #endif static struct tegra_clk_pll *_tegra_init_pll(void __iomem *clk_base, @@ -2289,6 +2312,21 @@ static const struct clk_ops tegra_clk_pllss_ops = { .set_rate = clk_pllxc_set_rate, }; +static void _pllss_set_defaults(struct tegra_clk_pll *pll) +{ + u32 val; + + pll_writel_misc(PLLSS_MISC_DEFAULT, pll); + pll_writel(PLLSS_CFG_DEFAULT, pll->params->ext_misc_reg[0], pll); + pll_writel(PLLSS_CTRL1_DEFAULT, pll->params->ext_misc_reg[1], pll); + pll_writel(PLLSS_CTRL2_DEFAULT, pll->params->ext_misc_reg[2], pll); + + val = pll_readl_base(pll); + val &= ~PLLSS_LOCK_OVERRIDE; + pll_writel_base(val, pll); + +} + struct clk *tegra_clk_register_pllss(const char *name, const char *parent_name, void __iomem *clk_base, unsigned long flags, struct tegra_clk_pll_params *pll_params, @@ -2339,10 +2377,7 @@ struct clk *tegra_clk_register_pllss(const char *name, const char *parent_name, _update_pll_mnp(pll, &cfg); - pll_writel_misc(PLLSS_MISC_DEFAULT, pll); - pll_writel(PLLSS_CFG_DEFAULT, pll_params->ext_misc_reg[0], pll); - pll_writel(PLLSS_CTRL1_DEFAULT, pll_params->ext_misc_reg[1], pll); - pll_writel(PLLSS_CTRL1_DEFAULT, pll_params->ext_misc_reg[2], pll); + _pllss_set_defaults(pll); val = pll_readl_base(pll); val_iddq = readl_relaxed(clk_base + pll_params->iddq_reg); @@ -2546,27 +2581,12 @@ struct clk *tegra_clk_register_plle_tegra210(const char *name, { struct tegra_clk_pll *pll; struct clk *clk; - u32 val, val_aux; pll = _tegra_init_pll(clk_base, NULL, pll_params, lock); if (IS_ERR(pll)) return ERR_CAST(pll); - /* ensure parent is set to pll_re_vco */ - - val = pll_readl_base(pll); - val_aux = pll_readl(pll_params->aux_reg, pll); - - if (val & PLLE_BASE_ENABLE) { - if ((val_aux & PLLE_AUX_PLLRE_SEL) || - (val_aux & PLLE_AUX_PLLP_SEL)) - WARN(1, "pll_e enabled with unsupported parent %s\n", - (val_aux & PLLE_AUX_PLLP_SEL) ? "pllp_out0" : - "pll_re_vco"); - } else { - val_aux &= ~(PLLE_AUX_PLLRE_SEL | PLLE_AUX_PLLP_SEL); - pll_writel(val_aux, pll_params->aux_reg, pll); - } + _clk_plle_tegra_init_parent(pll); clk = _tegra_clk_register_pll(pll, name, parent_name, flags, &tegra_clk_plle_tegra210_ops); @@ -2710,3 +2730,163 @@ struct clk *tegra_clk_register_pllmb(const char *name, const char *parent_name, } #endif + +#if defined(CONFIG_PM_SLEEP) && defined(CONFIG_ARCH_TEGRA_210_SOC) +void tegra_clk_pll_resume(struct clk *c, unsigned long rate) +{ + struct clk_hw *hw = __clk_get_hw(c); + struct tegra_clk_pll *pll = to_clk_pll(hw); + struct clk_hw *parent = clk_hw_get_parent(hw); + + if (clk_pll_is_enabled(hw)) + return; + + if (IS_ERR(parent)) { + WARN_ON(1); + return; + } + + if (pll->params->set_defaults) + pll->params->set_defaults(pll); + + clk_set_rate(c, rate); + clk_enable(c); +} + +void tegra_clk_sync_state_pll(struct clk *c) +{ + struct clk_hw *hw = __clk_get_hw(c); + + if (!__clk_get_enable_count(c)) + clk_pll_disable(hw); +} + +void tegra_clk_pllcx_resume(struct clk *c, unsigned long rate) +{ + struct clk *parent = clk_get_parent(c); + struct clk_hw *hw = __clk_get_hw(c); + struct tegra_clk_pll *pll = to_clk_pll(hw); + struct tegra_clk_pll_freq_table cfg; + unsigned long parent_rate; + + if (IS_ERR(parent)) { + WARN_ON(1); + return; + } + + parent_rate = clk_get_rate(parent); + + cfg.n = 0; + cfg.p = 0; + cfg.m = _pll_fixed_mdiv(pll->params, parent_rate); + + pll_writel_base(0, pll); + _update_pll_mnp(pll, &cfg); + + pll_writel_misc(PLLCX_MISC_DEFAULT, pll); + pll_writel(PLLCX_MISC1_DEFAULT, pll->params->ext_misc_reg[0], pll); + pll_writel(PLLCX_MISC2_DEFAULT, pll->params->ext_misc_reg[1], pll); + pll_writel(PLLCX_MISC3_DEFAULT, pll->params->ext_misc_reg[2], pll); + + _pllcx_update_dynamic_coef(pll, parent_rate, cfg.n); + + clk_pllc_set_rate(hw, rate, parent_rate); + clk_pllc_enable(hw); +} + +void tegra_clk_pllxc_resume(struct clk *c, unsigned long rate) +{ + struct clk *parent = clk_get_parent(c); + struct clk_hw *hw = __clk_get_hw(c); + struct tegra_clk_pll *pll = to_clk_pll(hw); + unsigned long parent_rate; + + if (IS_ERR(parent)) { + WARN_ON(1); + return; + } + + parent_rate = clk_get_rate(parent); + + if (_setup_dynamic_ramp(pll->params, pll->clk_base, parent_rate)) + return; + + clk_pllxc_set_rate(hw, rate, parent_rate); + clk_pll_enable(hw); +} + +void tegra_clk_pllre_vco_resume(struct clk *c, unsigned long rate) +{ + struct clk *parent = clk_get_parent(c); + struct clk_hw *hw = __clk_get_hw(c); + struct tegra_clk_pll *pll = to_clk_pll(hw); + unsigned long parent_rate; + u32 val; + + if (IS_ERR(parent)) { + WARN_ON(1); + return; + } + + parent_rate = clk_get_rate(parent); + + /* disable lock override */ + val = pll_readl_misc(pll); + val &= ~BIT(29); + pll_writel_misc(val, pll); + + clk_pllre_set_rate(hw, rate, parent_rate); + clk_pll_enable(hw); +} + +void tegra_clk_pllu_resume(struct clk *c, unsigned long rate) +{ + struct clk *parent = clk_get_parent(c); + struct clk_hw *hw = __clk_get_hw(c); + unsigned long parent_rate; + + if (IS_ERR(parent)) { + WARN_ON(1); + return; + } + + parent_rate = clk_get_rate(parent); + clk_pllre_set_rate(hw, rate, parent_rate); + clk_enable(c); +} + +void tegra_clk_plle_tegra210_resume(struct clk *c) +{ + struct clk_hw *hw = __clk_get_hw(c); + struct tegra_clk_pll *pll = to_clk_pll(hw); + + _clk_plle_tegra_init_parent(pll); +} + +void tegra_clk_pllss_resume(struct clk *c, unsigned long rate) +{ + struct clk_hw *hw = __clk_get_hw(c); + struct clk *parent = clk_get_parent(c); + struct tegra_clk_pll *pll = to_clk_pll(hw); + struct tegra_clk_pll_freq_table cfg; + unsigned long parent_rate; + + if (clk_pll_is_enabled(hw)) + return; /* already resumed */ + + if (IS_ERR(parent)) { + WARN_ON(1); + return; + } + + parent_rate = clk_get_rate(parent); + + _get_pll_mnp(pll, &cfg); + cfg.m = _pll_fixed_mdiv(pll->params, parent_rate); + _update_pll_mnp(pll, &cfg); + + _pllss_set_defaults(pll); + clk_pllxc_set_rate(hw, rate, parent_rate); + clk_pll_enable(hw); +} +#endif diff --git a/drivers/clk/tegra/clk.h b/drivers/clk/tegra/clk.h index 09bccbb9640c..c82633686820 100644 --- a/drivers/clk/tegra/clk.h +++ b/drivers/clk/tegra/clk.h @@ -841,6 +841,20 @@ int tegra_pll_p_div_to_hw(struct tegra_clk_pll *pll, u8 p_div); int div_frac_get(unsigned long rate, unsigned parent_rate, u8 width, u8 frac_width, u8 flags); +#ifdef CONFIG_PM_SLEEP +void tegra_clk_pll_resume(struct clk *c, unsigned long rate); +void tegra_clk_pllcx_resume(struct clk *c, unsigned long rate); +void tegra_clk_pllxc_resume(struct clk *c, unsigned long rate); +void tegra_clk_pllre_vco_resume(struct clk *c, unsigned long rate); +void tegra_clk_pllu_resume(struct clk *c, unsigned long rate); +void tegra_clk_pllss_resume(struct clk *c, unsigned long rate); +void tegra_clk_divider_resume(struct clk_hw *hw, unsigned long rate); +void tegra_clk_pll_out_resume(struct clk *clk, unsigned long rate); +void tegra_clk_plle_tegra210_resume(struct clk *c); +void tegra_clk_sync_state_pll(struct clk *c); +void tegra_clk_sync_state_pll_out(struct clk *clk); +#endif + /* Combined read fence with delay */ #define fence_udelay(delay, reg) \ -- 2.7.4
WARNING: multiple messages have this Message-ID (diff)
From: Sowjanya Komatineni <skomatineni@nvidia.com> To: <thierry.reding@gmail.com>, <jonathanh@nvidia.com> Cc: <jckuo@nvidia.com>, <talho@nvidia.com>, <josephl@nvidia.com>, <skomatineni@nvidia.com>, <linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org> Subject: [PATCH V1 03/12] clk: tegra: save and restore PLLs state for system Date: Tue, 21 May 2019 16:31:14 -0700 [thread overview] Message-ID: <1558481483-22254-4-git-send-email-skomatineni@nvidia.com> (raw) In-Reply-To: <1558481483-22254-1-git-send-email-skomatineni@nvidia.com> This patch has implementation of saving and restoring PLL's state to support system suspend and resume operations. Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com> --- drivers/clk/tegra/clk-divider.c | 19 ++++ drivers/clk/tegra/clk-pll-out.c | 25 +++++ drivers/clk/tegra/clk-pll.c | 220 ++++++++++++++++++++++++++++++++++++---- drivers/clk/tegra/clk.h | 14 +++ 4 files changed, 258 insertions(+), 20 deletions(-) diff --git a/drivers/clk/tegra/clk-divider.c b/drivers/clk/tegra/clk-divider.c index 2a1822a22740..718694727042 100644 --- a/drivers/clk/tegra/clk-divider.c +++ b/drivers/clk/tegra/clk-divider.c @@ -14,6 +14,7 @@ * along with this program. If not, see <http://www.gnu.org/licenses/>. */ +#include <linux/clk.h> #include <linux/kernel.h> #include <linux/io.h> #include <linux/err.h> @@ -179,3 +180,21 @@ struct clk *tegra_clk_register_mc(const char *name, const char *parent_name, reg, 16, 1, CLK_DIVIDER_READ_ONLY, mc_div_table, lock); } + +#if defined(CONFIG_PM_SLEEP) +void tegra_clk_divider_resume(struct clk_hw *hw, unsigned long rate) +{ + struct clk_hw *parent = clk_hw_get_parent(hw); + unsigned long parent_rate; + + if (IS_ERR(parent)) { + WARN_ON(1); + return; + } + + parent_rate = clk_hw_get_rate(parent); + + if (clk_frac_div_set_rate(hw, rate, parent_rate) < 0) + WARN_ON(1); +} +#endif diff --git a/drivers/clk/tegra/clk-pll-out.c b/drivers/clk/tegra/clk-pll-out.c index 257cae0c1488..8b8c3b77d243 100644 --- a/drivers/clk/tegra/clk-pll-out.c +++ b/drivers/clk/tegra/clk-pll-out.c @@ -14,6 +14,7 @@ * along with this program. If not, see <http://www.gnu.org/licenses/>. */ +#include <linux/clk.h> #include <linux/kernel.h> #include <linux/io.h> #include <linux/err.h> @@ -120,3 +121,27 @@ struct clk *tegra_clk_register_pll_out(const char *name, return clk; } + +#if defined(CONFIG_PM_SLEEP) +void tegra_clk_pll_out_resume(struct clk *clk, unsigned long rate) +{ + struct clk_hw *hw = __clk_get_hw(clk); + struct clk_hw *parent = clk_hw_get_parent(hw); + + if (IS_ERR(parent)) { + WARN_ON(1); + return; + } + + tegra_clk_divider_resume(parent, rate); + clk_pll_out_enable(hw); +} + +void tegra_clk_sync_state_pll_out(struct clk *clk) +{ + struct clk_hw *hw = __clk_get_hw(clk); + + if (!__clk_get_enable_count(clk)) + clk_pll_out_disable(hw); +} +#endif diff --git a/drivers/clk/tegra/clk-pll.c b/drivers/clk/tegra/clk-pll.c index 6b976b2514f7..a47950256598 100644 --- a/drivers/clk/tegra/clk-pll.c +++ b/drivers/clk/tegra/clk-pll.c @@ -20,6 +20,7 @@ #include <linux/err.h> #include <linux/clk.h> #include <linux/clk-provider.h> +#include <linux/clk/tegra.h> #include "clk.h" @@ -1813,6 +1814,28 @@ static int clk_pllu_tegra114_enable(struct clk_hw *hw) return ret; } + +static void _clk_plle_tegra_init_parent(struct tegra_clk_pll *pll) +{ + u32 val, val_aux; + + /* ensure parent is set to pll_ref */ + + val = pll_readl_base(pll); + val_aux = pll_readl(pll->params->aux_reg, pll); + + if (val & PLL_BASE_ENABLE) { + if ((val_aux & PLLE_AUX_PLLRE_SEL) || + (val_aux & PLLE_AUX_PLLP_SEL)) + WARN(1, "pll_e enabled with unsupported parent %s\n", + (val_aux & PLLE_AUX_PLLP_SEL) ? "pllp_out0" : + "pll_re_vco"); + } else { + val_aux &= ~(PLLE_AUX_PLLRE_SEL | PLLE_AUX_PLLP_SEL); + pll_writel(val_aux, pll->params->aux_reg, pll); + fence_udelay(1, pll->clk_base); + } +} #endif static struct tegra_clk_pll *_tegra_init_pll(void __iomem *clk_base, @@ -2289,6 +2312,21 @@ static const struct clk_ops tegra_clk_pllss_ops = { .set_rate = clk_pllxc_set_rate, }; +static void _pllss_set_defaults(struct tegra_clk_pll *pll) +{ + u32 val; + + pll_writel_misc(PLLSS_MISC_DEFAULT, pll); + pll_writel(PLLSS_CFG_DEFAULT, pll->params->ext_misc_reg[0], pll); + pll_writel(PLLSS_CTRL1_DEFAULT, pll->params->ext_misc_reg[1], pll); + pll_writel(PLLSS_CTRL2_DEFAULT, pll->params->ext_misc_reg[2], pll); + + val = pll_readl_base(pll); + val &= ~PLLSS_LOCK_OVERRIDE; + pll_writel_base(val, pll); + +} + struct clk *tegra_clk_register_pllss(const char *name, const char *parent_name, void __iomem *clk_base, unsigned long flags, struct tegra_clk_pll_params *pll_params, @@ -2339,10 +2377,7 @@ struct clk *tegra_clk_register_pllss(const char *name, const char *parent_name, _update_pll_mnp(pll, &cfg); - pll_writel_misc(PLLSS_MISC_DEFAULT, pll); - pll_writel(PLLSS_CFG_DEFAULT, pll_params->ext_misc_reg[0], pll); - pll_writel(PLLSS_CTRL1_DEFAULT, pll_params->ext_misc_reg[1], pll); - pll_writel(PLLSS_CTRL1_DEFAULT, pll_params->ext_misc_reg[2], pll); + _pllss_set_defaults(pll); val = pll_readl_base(pll); val_iddq = readl_relaxed(clk_base + pll_params->iddq_reg); @@ -2546,27 +2581,12 @@ struct clk *tegra_clk_register_plle_tegra210(const char *name, { struct tegra_clk_pll *pll; struct clk *clk; - u32 val, val_aux; pll = _tegra_init_pll(clk_base, NULL, pll_params, lock); if (IS_ERR(pll)) return ERR_CAST(pll); - /* ensure parent is set to pll_re_vco */ - - val = pll_readl_base(pll); - val_aux = pll_readl(pll_params->aux_reg, pll); - - if (val & PLLE_BASE_ENABLE) { - if ((val_aux & PLLE_AUX_PLLRE_SEL) || - (val_aux & PLLE_AUX_PLLP_SEL)) - WARN(1, "pll_e enabled with unsupported parent %s\n", - (val_aux & PLLE_AUX_PLLP_SEL) ? "pllp_out0" : - "pll_re_vco"); - } else { - val_aux &= ~(PLLE_AUX_PLLRE_SEL | PLLE_AUX_PLLP_SEL); - pll_writel(val_aux, pll_params->aux_reg, pll); - } + _clk_plle_tegra_init_parent(pll); clk = _tegra_clk_register_pll(pll, name, parent_name, flags, &tegra_clk_plle_tegra210_ops); @@ -2710,3 +2730,163 @@ struct clk *tegra_clk_register_pllmb(const char *name, const char *parent_name, } #endif + +#if defined(CONFIG_PM_SLEEP) && defined(CONFIG_ARCH_TEGRA_210_SOC) +void tegra_clk_pll_resume(struct clk *c, unsigned long rate) +{ + struct clk_hw *hw = __clk_get_hw(c); + struct tegra_clk_pll *pll = to_clk_pll(hw); + struct clk_hw *parent = clk_hw_get_parent(hw); + + if (clk_pll_is_enabled(hw)) + return; + + if (IS_ERR(parent)) { + WARN_ON(1); + return; + } + + if (pll->params->set_defaults) + pll->params->set_defaults(pll); + + clk_set_rate(c, rate); + clk_enable(c); +} + +void tegra_clk_sync_state_pll(struct clk *c) +{ + struct clk_hw *hw = __clk_get_hw(c); + + if (!__clk_get_enable_count(c)) + clk_pll_disable(hw); +} + +void tegra_clk_pllcx_resume(struct clk *c, unsigned long rate) +{ + struct clk *parent = clk_get_parent(c); + struct clk_hw *hw = __clk_get_hw(c); + struct tegra_clk_pll *pll = to_clk_pll(hw); + struct tegra_clk_pll_freq_table cfg; + unsigned long parent_rate; + + if (IS_ERR(parent)) { + WARN_ON(1); + return; + } + + parent_rate = clk_get_rate(parent); + + cfg.n = 0; + cfg.p = 0; + cfg.m = _pll_fixed_mdiv(pll->params, parent_rate); + + pll_writel_base(0, pll); + _update_pll_mnp(pll, &cfg); + + pll_writel_misc(PLLCX_MISC_DEFAULT, pll); + pll_writel(PLLCX_MISC1_DEFAULT, pll->params->ext_misc_reg[0], pll); + pll_writel(PLLCX_MISC2_DEFAULT, pll->params->ext_misc_reg[1], pll); + pll_writel(PLLCX_MISC3_DEFAULT, pll->params->ext_misc_reg[2], pll); + + _pllcx_update_dynamic_coef(pll, parent_rate, cfg.n); + + clk_pllc_set_rate(hw, rate, parent_rate); + clk_pllc_enable(hw); +} + +void tegra_clk_pllxc_resume(struct clk *c, unsigned long rate) +{ + struct clk *parent = clk_get_parent(c); + struct clk_hw *hw = __clk_get_hw(c); + struct tegra_clk_pll *pll = to_clk_pll(hw); + unsigned long parent_rate; + + if (IS_ERR(parent)) { + WARN_ON(1); + return; + } + + parent_rate = clk_get_rate(parent); + + if (_setup_dynamic_ramp(pll->params, pll->clk_base, parent_rate)) + return; + + clk_pllxc_set_rate(hw, rate, parent_rate); + clk_pll_enable(hw); +} + +void tegra_clk_pllre_vco_resume(struct clk *c, unsigned long rate) +{ + struct clk *parent = clk_get_parent(c); + struct clk_hw *hw = __clk_get_hw(c); + struct tegra_clk_pll *pll = to_clk_pll(hw); + unsigned long parent_rate; + u32 val; + + if (IS_ERR(parent)) { + WARN_ON(1); + return; + } + + parent_rate = clk_get_rate(parent); + + /* disable lock override */ + val = pll_readl_misc(pll); + val &= ~BIT(29); + pll_writel_misc(val, pll); + + clk_pllre_set_rate(hw, rate, parent_rate); + clk_pll_enable(hw); +} + +void tegra_clk_pllu_resume(struct clk *c, unsigned long rate) +{ + struct clk *parent = clk_get_parent(c); + struct clk_hw *hw = __clk_get_hw(c); + unsigned long parent_rate; + + if (IS_ERR(parent)) { + WARN_ON(1); + return; + } + + parent_rate = clk_get_rate(parent); + clk_pllre_set_rate(hw, rate, parent_rate); + clk_enable(c); +} + +void tegra_clk_plle_tegra210_resume(struct clk *c) +{ + struct clk_hw *hw = __clk_get_hw(c); + struct tegra_clk_pll *pll = to_clk_pll(hw); + + _clk_plle_tegra_init_parent(pll); +} + +void tegra_clk_pllss_resume(struct clk *c, unsigned long rate) +{ + struct clk_hw *hw = __clk_get_hw(c); + struct clk *parent = clk_get_parent(c); + struct tegra_clk_pll *pll = to_clk_pll(hw); + struct tegra_clk_pll_freq_table cfg; + unsigned long parent_rate; + + if (clk_pll_is_enabled(hw)) + return; /* already resumed */ + + if (IS_ERR(parent)) { + WARN_ON(1); + return; + } + + parent_rate = clk_get_rate(parent); + + _get_pll_mnp(pll, &cfg); + cfg.m = _pll_fixed_mdiv(pll->params, parent_rate); + _update_pll_mnp(pll, &cfg); + + _pllss_set_defaults(pll); + clk_pllxc_set_rate(hw, rate, parent_rate); + clk_pll_enable(hw); +} +#endif diff --git a/drivers/clk/tegra/clk.h b/drivers/clk/tegra/clk.h index 09bccbb9640c..c82633686820 100644 --- a/drivers/clk/tegra/clk.h +++ b/drivers/clk/tegra/clk.h @@ -841,6 +841,20 @@ int tegra_pll_p_div_to_hw(struct tegra_clk_pll *pll, u8 p_div); int div_frac_get(unsigned long rate, unsigned parent_rate, u8 width, u8 frac_width, u8 flags); +#ifdef CONFIG_PM_SLEEP +void tegra_clk_pll_resume(struct clk *c, unsigned long rate); +void tegra_clk_pllcx_resume(struct clk *c, unsigned long rate); +void tegra_clk_pllxc_resume(struct clk *c, unsigned long rate); +void tegra_clk_pllre_vco_resume(struct clk *c, unsigned long rate); +void tegra_clk_pllu_resume(struct clk *c, unsigned long rate); +void tegra_clk_pllss_resume(struct clk *c, unsigned long rate); +void tegra_clk_divider_resume(struct clk_hw *hw, unsigned long rate); +void tegra_clk_pll_out_resume(struct clk *clk, unsigned long rate); +void tegra_clk_plle_tegra210_resume(struct clk *c); +void tegra_clk_sync_state_pll(struct clk *c); +void tegra_clk_sync_state_pll_out(struct clk *clk); +#endif + /* Combined read fence with delay */ #define fence_udelay(delay, reg) \ -- 2.7.4
next prev parent reply other threads:[~2019-05-21 23:31 UTC|newest] Thread overview: 37+ messages / expand[flat|nested] mbox.gz Atom feed top 2019-05-21 23:31 [PATCH V1 00/12] LP0 entry and exit support for Tegra210 Sowjanya Komatineni 2019-05-21 23:31 ` Sowjanya Komatineni 2019-05-21 23:31 ` [PATCH V1 01/12] irqchip: tegra: do not disable COP IRQ during suspend Sowjanya Komatineni 2019-05-21 23:31 ` Sowjanya Komatineni 2019-05-22 12:12 ` Thierry Reding 2019-05-21 23:31 ` [PATCH V1 02/12] pinctrl: tegra: add suspend and resume support Sowjanya Komatineni 2019-05-21 23:31 ` Sowjanya Komatineni 2019-05-22 12:37 ` Thierry Reding 2019-05-21 23:31 ` Sowjanya Komatineni [this message] 2019-05-21 23:31 ` [PATCH V1 03/12] clk: tegra: save and restore PLLs state for system Sowjanya Komatineni 2019-05-22 13:31 ` Thierry Reding 2019-05-21 23:31 ` [PATCH V1 04/12] clk: tegra: add support for peripheral clock suspend and resume Sowjanya Komatineni 2019-05-21 23:31 ` Sowjanya Komatineni 2019-05-21 23:31 ` [PATCH V1 05/12] clk: tegra: add support for OSC clock resume Sowjanya Komatineni 2019-05-21 23:31 ` Sowjanya Komatineni 2019-05-21 23:31 ` [PATCH V1 06/12] clk: tegra: add suspend resume support for DFLL clock Sowjanya Komatineni 2019-05-21 23:31 ` Sowjanya Komatineni 2019-05-21 23:31 ` [PATCH V1 07/12] clk: tegra: support for Tegra210 clocks suspend-resume Sowjanya Komatineni 2019-05-21 23:31 ` Sowjanya Komatineni 2019-05-21 23:31 ` [PATCH V1 08/12] soc/tegra: pmc: allow support for more tegra wake models Sowjanya Komatineni 2019-05-21 23:31 ` Sowjanya Komatineni 2019-05-22 12:49 ` Thierry Reding 2019-05-22 13:02 ` Thierry Reding 2019-05-21 23:31 ` [PATCH V1 09/12] soc/tegra: pmc: add pmc wake support for tegra210 Sowjanya Komatineni 2019-05-21 23:31 ` Sowjanya Komatineni 2019-05-22 13:01 ` Thierry Reding 2019-05-21 23:31 ` [PATCH V1 10/12] gpio: tegra: implement wake event support for Tegra210 and prior GPIO Sowjanya Komatineni 2019-05-21 23:31 ` Sowjanya Komatineni 2019-05-22 13:24 ` Thierry Reding 2019-05-25 20:39 ` Sowjanya Komatineni 2019-05-25 20:39 ` Sowjanya Komatineni 2019-05-21 23:31 ` [PATCH V1 11/12] soc/tegra: pmc: configure tegra deep sleep control settings Sowjanya Komatineni 2019-05-21 23:31 ` Sowjanya Komatineni 2019-05-22 13:28 ` Thierry Reding 2019-05-21 23:31 ` [PATCH V1 12/12] arm64: tegra: enable wake from deep sleep on RTC alarm Sowjanya Komatineni 2019-05-21 23:31 ` Sowjanya Komatineni 2019-05-22 13:33 ` [PATCH V1 00/12] LP0 entry and exit support for Tegra210 Thierry Reding
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1558481483-22254-4-git-send-email-skomatineni@nvidia.com \ --to=skomatineni@nvidia.com \ --cc=jckuo@nvidia.com \ --cc=jonathanh@nvidia.com \ --cc=josephl@nvidia.com \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-tegra@vger.kernel.org \ --cc=talho@nvidia.com \ --cc=thierry.reding@gmail.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.