* [Qemu-devel] [Bug 1843254] [NEW] HCR.TID3 traps are not implemented
@ 2019-09-09 11:27 Udo Steinberg
2019-09-09 11:48 ` [Qemu-devel] [Bug 1843254] " Peter Maydell
` (3 more replies)
0 siblings, 4 replies; 5+ messages in thread
From: Udo Steinberg @ 2019-09-09 11:27 UTC (permalink / raw)
To: qemu-devel
Public bug reported:
On ARM (aarch64), HCR_EL2.TID3 [bit18] is supposed to trap ID group 3,
which includes the ID_AA64{PFR,DFR,ISAR,MMFR,AFR}*_EL1 registers.
However, setting that HCR bit has no effect and accesses to those ID
registers are not trapped to EL2 with an EC syndrome value of 0x18.
** Affects: qemu
Importance: Undecided
Status: New
** Tags: arm virtualization
--
You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.
https://bugs.launchpad.net/bugs/1843254
Title:
HCR.TID3 traps are not implemented
Status in QEMU:
New
Bug description:
On ARM (aarch64), HCR_EL2.TID3 [bit18] is supposed to trap ID group 3,
which includes the ID_AA64{PFR,DFR,ISAR,MMFR,AFR}*_EL1 registers.
However, setting that HCR bit has no effect and accesses to those ID
registers are not trapped to EL2 with an EC syndrome value of 0x18.
To manage notifications about this bug go to:
https://bugs.launchpad.net/qemu/+bug/1843254/+subscriptions
^ permalink raw reply [flat|nested] 5+ messages in thread
* [Qemu-devel] [Bug 1843254] Re: HCR.TID3 traps are not implemented
2019-09-09 11:27 [Qemu-devel] [Bug 1843254] [NEW] HCR.TID3 traps are not implemented Udo Steinberg
@ 2019-09-09 11:48 ` Peter Maydell
2019-11-26 14:14 ` [Bug 1843254] Re: arm emulation of " Peter Maydell
` (2 subsequent siblings)
3 siblings, 0 replies; 5+ messages in thread
From: Peter Maydell @ 2019-09-09 11:48 UTC (permalink / raw)
To: qemu-devel
Yes, we don't currently implement most of the 'trap system register
access' bits in HCR_EL2. Last time I checked we were missing TID0 TID1
TID2 TID3 TIDCP TAC TSW TPC TPU TTLB TVM TRVM TDZ, but it's possible
we've implemented one or two of those since then.
** Changed in: qemu
Status: New => Confirmed
** Summary changed:
- HCR.TID3 traps are not implemented
+ arm emulation of HCR.TID3 traps are not implemented
--
You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.
https://bugs.launchpad.net/bugs/1843254
Title:
arm emulation of HCR.TID3 traps are not implemented
Status in QEMU:
Confirmed
Bug description:
On ARM (aarch64), HCR_EL2.TID3 [bit18] is supposed to trap ID group 3,
which includes the ID_AA64{PFR,DFR,ISAR,MMFR,AFR}*_EL1 registers.
However, setting that HCR bit has no effect and accesses to those ID
registers are not trapped to EL2 with an EC syndrome value of 0x18.
To manage notifications about this bug go to:
https://bugs.launchpad.net/qemu/+bug/1843254/+subscriptions
^ permalink raw reply [flat|nested] 5+ messages in thread
* [Bug 1843254] Re: arm emulation of HCR.TID3 traps are not implemented
2019-09-09 11:27 [Qemu-devel] [Bug 1843254] [NEW] HCR.TID3 traps are not implemented Udo Steinberg
2019-09-09 11:48 ` [Qemu-devel] [Bug 1843254] " Peter Maydell
@ 2019-11-26 14:14 ` Peter Maydell
2019-12-19 15:09 ` Peter Maydell
2020-08-20 15:40 ` Thomas Huth
3 siblings, 0 replies; 5+ messages in thread
From: Peter Maydell @ 2019-11-26 14:14 UTC (permalink / raw)
To: qemu-devel
TID3 trapping should be mostly fixed for 4.2 -- we will trap accesses to
all the coprocessor/sysreg ID registers that TID3 covers. Trapping of
aarch32 MVFR* (which are accessed via vmrs) will not make it into this
release, but should be in 5.0.
** Changed in: qemu
Status: Confirmed => In Progress
--
You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.
https://bugs.launchpad.net/bugs/1843254
Title:
arm emulation of HCR.TID3 traps are not implemented
Status in QEMU:
In Progress
Bug description:
On ARM (aarch64), HCR_EL2.TID3 [bit18] is supposed to trap ID group 3,
which includes the ID_AA64{PFR,DFR,ISAR,MMFR,AFR}*_EL1 registers.
However, setting that HCR bit has no effect and accesses to those ID
registers are not trapped to EL2 with an EC syndrome value of 0x18.
To manage notifications about this bug go to:
https://bugs.launchpad.net/qemu/+bug/1843254/+subscriptions
^ permalink raw reply [flat|nested] 5+ messages in thread
* [Bug 1843254] Re: arm emulation of HCR.TID3 traps are not implemented
2019-09-09 11:27 [Qemu-devel] [Bug 1843254] [NEW] HCR.TID3 traps are not implemented Udo Steinberg
2019-09-09 11:48 ` [Qemu-devel] [Bug 1843254] " Peter Maydell
2019-11-26 14:14 ` [Bug 1843254] Re: arm emulation of " Peter Maydell
@ 2019-12-19 15:09 ` Peter Maydell
2020-08-20 15:40 ` Thomas Huth
3 siblings, 0 replies; 5+ messages in thread
From: Peter Maydell @ 2019-12-19 15:09 UTC (permalink / raw)
To: qemu-devel
The last bit of TID3 trapping is now in QEMU git master and will be in
5.0.
** Changed in: qemu
Status: In Progress => Fix Committed
--
You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.
https://bugs.launchpad.net/bugs/1843254
Title:
arm emulation of HCR.TID3 traps are not implemented
Status in QEMU:
Fix Committed
Bug description:
On ARM (aarch64), HCR_EL2.TID3 [bit18] is supposed to trap ID group 3,
which includes the ID_AA64{PFR,DFR,ISAR,MMFR,AFR}*_EL1 registers.
However, setting that HCR bit has no effect and accesses to those ID
registers are not trapped to EL2 with an EC syndrome value of 0x18.
To manage notifications about this bug go to:
https://bugs.launchpad.net/qemu/+bug/1843254/+subscriptions
^ permalink raw reply [flat|nested] 5+ messages in thread
* [Bug 1843254] Re: arm emulation of HCR.TID3 traps are not implemented
2019-09-09 11:27 [Qemu-devel] [Bug 1843254] [NEW] HCR.TID3 traps are not implemented Udo Steinberg
` (2 preceding siblings ...)
2019-12-19 15:09 ` Peter Maydell
@ 2020-08-20 15:40 ` Thomas Huth
3 siblings, 0 replies; 5+ messages in thread
From: Thomas Huth @ 2020-08-20 15:40 UTC (permalink / raw)
To: qemu-devel
** Changed in: qemu
Status: Fix Committed => Fix Released
--
You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.
https://bugs.launchpad.net/bugs/1843254
Title:
arm emulation of HCR.TID3 traps are not implemented
Status in QEMU:
Fix Released
Bug description:
On ARM (aarch64), HCR_EL2.TID3 [bit18] is supposed to trap ID group 3,
which includes the ID_AA64{PFR,DFR,ISAR,MMFR,AFR}*_EL1 registers.
However, setting that HCR bit has no effect and accesses to those ID
registers are not trapped to EL2 with an EC syndrome value of 0x18.
To manage notifications about this bug go to:
https://bugs.launchpad.net/qemu/+bug/1843254/+subscriptions
^ permalink raw reply [flat|nested] 5+ messages in thread
end of thread, other threads:[~2020-08-20 15:56 UTC | newest]
Thread overview: 5+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2019-09-09 11:27 [Qemu-devel] [Bug 1843254] [NEW] HCR.TID3 traps are not implemented Udo Steinberg
2019-09-09 11:48 ` [Qemu-devel] [Bug 1843254] " Peter Maydell
2019-11-26 14:14 ` [Bug 1843254] Re: arm emulation of " Peter Maydell
2019-12-19 15:09 ` Peter Maydell
2020-08-20 15:40 ` Thomas Huth
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.