From: Sowjanya Komatineni <skomatineni@nvidia.com> To: skomatineni@nvidia.com, thierry.reding@gmail.com, jonathanh@nvidia.com, frankc@nvidia.com, hverkuil@xs4all.nl, helen.koike@collabora.com, sboyd@kernel.org Cc: linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-clk@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [RFC PATCH v3 3/6] dt-binding: tegra: Add VI and CSI bindings Date: Fri, 14 Feb 2020 10:23:25 -0800 [thread overview] Message-ID: <1581704608-31219-4-git-send-email-skomatineni@nvidia.com> (raw) In-Reply-To: <1581704608-31219-1-git-send-email-skomatineni@nvidia.com> Tegra contains VI controller which can support up to 6 MIPI CSI camera sensors. Each Tegra CSI port from CSI unit can be one-to-one mapper to VI channel and can capture from an external camera sensor or from built-in test pattern generator. This patch adds dt-bindings for Tegra VI and CSI. Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com> --- .../display/tegra/nvidia,tegra20-host1x.txt | 55 ++++++++++++++++++---- 1 file changed, 47 insertions(+), 8 deletions(-) diff --git a/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt b/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt index 9999255ac5b6..3d0ed540a646 100644 --- a/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt +++ b/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt @@ -40,14 +40,24 @@ of the following host1x client modules: Required properties: - compatible: "nvidia,tegra<chip>-vi" - - reg: Physical base address and length of the controller's registers. + - reg: Physical base address and length of the controller registers. - interrupts: The interrupt outputs from the controller. - - clocks: Must contain one entry, for the module clock. + - clocks: Must contain an entry for the module clock "vi" See ../clocks/clock-bindings.txt for details. - resets: Must contain an entry for each entry in reset-names. See ../reset/reset.txt for details. - - reset-names: Must include the following entries: - - vi + - reset-names: Must include the entry "vi" + + Tegra210 has CSI part of VI sharing same host interface and register + space. So, VI device node should have CSI child node. + + - csi: mipi csi interface to vi + + Required properties: + - compatible: "nvidia,tegra<chip>-csi" + - reg: Physical base address and length of the controller registers. + - clocks: Must contain entries csi, cilab, cilcd, cile clocks. + See ../clocks/clock-bindings.txt for details. - epp: encoder pre-processor @@ -310,12 +320,41 @@ Example: }; vi { - compatible = "nvidia,tegra20-vi"; - reg = <0x54080000 0x00040000>; + compatible = "nvidia,tegra210-vi"; + reg = <0x0 0x54080000 0x0 0x700>; interrupts = <0 69 0x04>; - clocks = <&tegra_car TEGRA20_CLK_VI>; - resets = <&tegra_car 100>; + assigned-clocks = <&tegra_car TEGRA210_CLK_VI>; + assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_C4_OUT0>; + clocks = <&tegra_car TEGRA210_CLK_VI>; + clock-names = "vi"; + resets = <&tegra_car 20>; reset-names = "vi"; + + #address-cells = <2>; + #size-cells = <2>; + + ranges = <0x0 0x54080808 0x0 0x54080808 0x0 0x2000>; + + csi@0x54080838 { + compatible = "nvidia,tegra210-csi"; + reg = <0x0 0x54080838 0x0 0x2000>; + status = "disabled"; + assigned-clocks = <&tegra_car TEGRA210_CLK_CILAB>, + <&tegra_car TEGRA210_CLK_CILCD>, + <&tegra_car TEGRA210_CLK_CILE>; + assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_P>, + <&tegra_car TEGRA210_CLK_PLL_P>, + <&tegra_car TEGRA210_CLK_PLL_P>; + assigned-clock-rates = <102000000>, + <102000000>, + <102000000>; + clocks = <&tegra_car TEGRA210_CLK_CSI>, + <&tegra_car TEGRA210_CLK_CILAB>, + <&tegra_car TEGRA210_CLK_CILCD>, + <&tegra_car TEGRA210_CLK_CILE>; + clock-names = "csi", "cilab", "cilcd", "cile"; + }; + }; epp { -- 2.7.4
WARNING: multiple messages have this Message-ID (diff)
From: Sowjanya Komatineni <skomatineni@nvidia.com> To: <skomatineni@nvidia.com>, <thierry.reding@gmail.com>, <jonathanh@nvidia.com>, <frankc@nvidia.com>, <hverkuil@xs4all.nl>, <helen.koike@collabora.com>, <sboyd@kernel.org> Cc: <linux-media@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-clk@vger.kernel.org>, <linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org> Subject: [RFC PATCH v3 3/6] dt-binding: tegra: Add VI and CSI bindings Date: Fri, 14 Feb 2020 10:23:25 -0800 [thread overview] Message-ID: <1581704608-31219-4-git-send-email-skomatineni@nvidia.com> (raw) In-Reply-To: <1581704608-31219-1-git-send-email-skomatineni@nvidia.com> Tegra contains VI controller which can support up to 6 MIPI CSI camera sensors. Each Tegra CSI port from CSI unit can be one-to-one mapper to VI channel and can capture from an external camera sensor or from built-in test pattern generator. This patch adds dt-bindings for Tegra VI and CSI. Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com> --- .../display/tegra/nvidia,tegra20-host1x.txt | 55 ++++++++++++++++++---- 1 file changed, 47 insertions(+), 8 deletions(-) diff --git a/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt b/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt index 9999255ac5b6..3d0ed540a646 100644 --- a/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt +++ b/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt @@ -40,14 +40,24 @@ of the following host1x client modules: Required properties: - compatible: "nvidia,tegra<chip>-vi" - - reg: Physical base address and length of the controller's registers. + - reg: Physical base address and length of the controller registers. - interrupts: The interrupt outputs from the controller. - - clocks: Must contain one entry, for the module clock. + - clocks: Must contain an entry for the module clock "vi" See ../clocks/clock-bindings.txt for details. - resets: Must contain an entry for each entry in reset-names. See ../reset/reset.txt for details. - - reset-names: Must include the following entries: - - vi + - reset-names: Must include the entry "vi" + + Tegra210 has CSI part of VI sharing same host interface and register + space. So, VI device node should have CSI child node. + + - csi: mipi csi interface to vi + + Required properties: + - compatible: "nvidia,tegra<chip>-csi" + - reg: Physical base address and length of the controller registers. + - clocks: Must contain entries csi, cilab, cilcd, cile clocks. + See ../clocks/clock-bindings.txt for details. - epp: encoder pre-processor @@ -310,12 +320,41 @@ Example: }; vi { - compatible = "nvidia,tegra20-vi"; - reg = <0x54080000 0x00040000>; + compatible = "nvidia,tegra210-vi"; + reg = <0x0 0x54080000 0x0 0x700>; interrupts = <0 69 0x04>; - clocks = <&tegra_car TEGRA20_CLK_VI>; - resets = <&tegra_car 100>; + assigned-clocks = <&tegra_car TEGRA210_CLK_VI>; + assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_C4_OUT0>; + clocks = <&tegra_car TEGRA210_CLK_VI>; + clock-names = "vi"; + resets = <&tegra_car 20>; reset-names = "vi"; + + #address-cells = <2>; + #size-cells = <2>; + + ranges = <0x0 0x54080808 0x0 0x54080808 0x0 0x2000>; + + csi@0x54080838 { + compatible = "nvidia,tegra210-csi"; + reg = <0x0 0x54080838 0x0 0x2000>; + status = "disabled"; + assigned-clocks = <&tegra_car TEGRA210_CLK_CILAB>, + <&tegra_car TEGRA210_CLK_CILCD>, + <&tegra_car TEGRA210_CLK_CILE>; + assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_P>, + <&tegra_car TEGRA210_CLK_PLL_P>, + <&tegra_car TEGRA210_CLK_PLL_P>; + assigned-clock-rates = <102000000>, + <102000000>, + <102000000>; + clocks = <&tegra_car TEGRA210_CLK_CSI>, + <&tegra_car TEGRA210_CLK_CILAB>, + <&tegra_car TEGRA210_CLK_CILCD>, + <&tegra_car TEGRA210_CLK_CILE>; + clock-names = "csi", "cilab", "cilcd", "cile"; + }; + }; epp { -- 2.7.4
next prev parent reply other threads:[~2020-02-14 18:23 UTC|newest] Thread overview: 73+ messages / expand[flat|nested] mbox.gz Atom feed top 2020-02-14 18:23 [RFC PATCH v3 0/6] Add Tegra driver for video capture Sowjanya Komatineni 2020-02-14 18:23 ` Sowjanya Komatineni 2020-02-14 18:23 ` [RFC PATCH v3 2/6] clk: tegra: Add Tegra210 CSI TPG clock gate Sowjanya Komatineni 2020-02-14 18:23 ` Sowjanya Komatineni 2020-02-14 18:23 ` Sowjanya Komatineni [this message] 2020-02-14 18:23 ` [RFC PATCH v3 3/6] dt-binding: tegra: Add VI and CSI bindings Sowjanya Komatineni [not found] ` <1581704608-31219-4-git-send-email-skomatineni-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> 2020-02-18 23:15 ` Rob Herring 2020-02-18 23:15 ` Rob Herring 2020-02-19 3:28 ` Sowjanya Komatineni 2020-02-19 3:28 ` Sowjanya Komatineni 2020-02-20 19:45 ` Rob Herring [not found] ` <CAL_JsqKAVBS-KvP60Bv2JBQjUzTUgicx33nShn4enFpvysS9YA-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org> 2020-02-20 20:39 ` Sowjanya Komatineni 2020-02-20 20:39 ` Sowjanya Komatineni [not found] ` <1581704608-31219-1-git-send-email-skomatineni-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> 2020-02-14 18:23 ` [RFC PATCH v3 1/6] dt-bindings: clock: tegra: Add clk id for CSI TPG clock Sowjanya Komatineni 2020-02-14 18:23 ` Sowjanya Komatineni 2020-02-14 18:23 ` [RFC PATCH v3 4/6] media: tegra: Add Tegra210 Video input driver Sowjanya Komatineni 2020-02-14 18:23 ` Sowjanya Komatineni 2020-02-16 11:03 ` Hans Verkuil [not found] ` <30e417ba-84e1-63d2-de74-22cfe859bddb-qWit8jRvyhVmR6Xm/wNWPw@public.gmane.org> 2020-02-16 19:54 ` Sowjanya Komatineni 2020-02-16 19:54 ` Sowjanya Komatineni [not found] ` <920b4276-b2ca-646c-a21b-ca0b9bacf471-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> 2020-02-16 20:11 ` Sowjanya Komatineni 2020-02-16 20:11 ` Sowjanya Komatineni 2020-02-16 20:22 ` Sowjanya Komatineni 2020-02-16 20:22 ` Sowjanya Komatineni [not found] ` <0f84d37c-105f-8de6-c922-186d2f9ea156-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> 2020-02-17 8:04 ` Hans Verkuil 2020-02-17 8:04 ` Hans Verkuil [not found] ` <44fc39f4-8e9f-bcab-8642-fe1cb332016a-qWit8jRvyhVmR6Xm/wNWPw@public.gmane.org> 2020-02-18 0:59 ` Sowjanya Komatineni 2020-02-18 0:59 ` Sowjanya Komatineni 2020-02-18 1:04 ` Sowjanya Komatineni 2020-02-18 1:04 ` Sowjanya Komatineni 2020-02-18 3:19 ` Sowjanya Komatineni 2020-02-18 3:19 ` Sowjanya Komatineni [not found] ` <32ebc124-cb2d-f545-a5a0-d71192af8219-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> 2020-02-19 15:08 ` Hans Verkuil 2020-02-19 15:08 ` Hans Verkuil 2020-02-19 16:22 ` Sowjanya Komatineni 2020-02-19 16:22 ` Sowjanya Komatineni [not found] ` <fc7b975a-dffa-4826-7ae5-40abb1f16b3d-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> 2020-02-20 0:09 ` Sowjanya Komatineni 2020-02-20 0:09 ` Sowjanya Komatineni [not found] ` <3adacc07-7e3a-2d06-8d18-003b004ede17-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> 2020-02-20 9:29 ` Hans Verkuil 2020-02-20 9:29 ` Hans Verkuil [not found] ` <dae3a6dd-f7ab-5e0f-08a9-2b0be4c68fe1-qWit8jRvyhVmR6Xm/wNWPw@public.gmane.org> 2020-02-20 16:21 ` Sowjanya Komatineni 2020-02-20 16:21 ` Sowjanya Komatineni 2020-02-20 12:44 ` Hans Verkuil [not found] ` <b301c247-537d-d78e-b057-a3225b10de7e-qWit8jRvyhVmR6Xm/wNWPw@public.gmane.org> 2020-02-20 13:33 ` Hans Verkuil 2020-02-20 13:33 ` Hans Verkuil 2020-02-20 17:29 ` Sowjanya Komatineni 2020-02-20 17:29 ` Sowjanya Komatineni 2020-02-20 19:11 ` Sowjanya Komatineni 2020-02-20 19:11 ` Sowjanya Komatineni [not found] ` <b3933aa1-0717-183d-f00c-2d5fd6836a18-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> 2020-02-24 4:45 ` Sowjanya Komatineni 2020-02-24 4:45 ` Sowjanya Komatineni [not found] ` <12a36c2a-593c-e555-d44e-e2e6c4c1a562-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> 2020-03-18 11:48 ` Hans Verkuil 2020-03-18 11:48 ` Hans Verkuil 2020-03-18 16:14 ` Sowjanya Komatineni 2020-03-18 16:14 ` Sowjanya Komatineni [not found] ` <19081d90-62cc-e6eb-0337-f108fb6ca9bc-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> 2020-03-18 16:25 ` Sowjanya Komatineni 2020-03-18 16:25 ` Sowjanya Komatineni [not found] ` <061eabf1-4b6f-83c0-6851-df8a193a84e8-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> 2020-03-18 17:17 ` Sowjanya Komatineni 2020-03-18 17:17 ` Sowjanya Komatineni [not found] ` <a5377068-3c70-1af4-6398-630d205e794b-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> 2020-03-19 14:29 ` Hans Verkuil 2020-03-19 14:29 ` Hans Verkuil [not found] ` <bc571308-93e5-e720-1cac-eb3effe1acdd-qWit8jRvyhVmR6Xm/wNWPw@public.gmane.org> 2020-03-19 18:49 ` Sowjanya Komatineni 2020-03-19 18:49 ` Sowjanya Komatineni 2020-02-26 4:49 ` Sowjanya Komatineni 2020-02-26 4:49 ` Sowjanya Komatineni [not found] ` <821f0878-56da-9b51-425a-9d6fb65d2e0c-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> 2020-02-26 5:50 ` Sowjanya Komatineni 2020-02-26 5:50 ` Sowjanya Komatineni 2020-02-14 18:23 ` [RFC PATCH v3 5/6] MAINTAINERS: Add Tegra Video driver section Sowjanya Komatineni 2020-02-14 18:23 ` Sowjanya Komatineni 2020-02-14 18:23 ` [RFC PATCH v3 6/6] arm64: tegra: Add Tegra VI CSI support in device tree Sowjanya Komatineni 2020-02-14 18:23 ` Sowjanya Komatineni 2020-02-17 14:26 ` [RFC PATCH v3 0/6] Add Tegra driver for video capture Hans Verkuil 2020-02-17 14:26 ` Hans Verkuil
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1581704608-31219-4-git-send-email-skomatineni@nvidia.com \ --to=skomatineni@nvidia.com \ --cc=devicetree@vger.kernel.org \ --cc=frankc@nvidia.com \ --cc=helen.koike@collabora.com \ --cc=hverkuil@xs4all.nl \ --cc=jonathanh@nvidia.com \ --cc=linux-clk@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-media@vger.kernel.org \ --cc=linux-tegra@vger.kernel.org \ --cc=sboyd@kernel.org \ --cc=thierry.reding@gmail.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.