* [PATCH 10/18] reset: mtmips: add reset controller support for MediaTek MT7620 SoC
@ 2020-10-16 7:36 Weijie Gao
0 siblings, 0 replies; only message in thread
From: Weijie Gao @ 2020-10-16 7:36 UTC (permalink / raw)
To: u-boot
This patch adds reset controller bits definition header file for MediaTek
MT7620 SoC
Signed-off-by: Weijie Gao <weijie.gao@mediatek.com>
---
include/dt-bindings/reset/mt7620-reset.h | 35 ++++++++++++++++++++++++
1 file changed, 35 insertions(+)
create mode 100644 include/dt-bindings/reset/mt7620-reset.h
diff --git a/include/dt-bindings/reset/mt7620-reset.h b/include/dt-bindings/reset/mt7620-reset.h
new file mode 100644
index 0000000000..3096b29cdb
--- /dev/null
+++ b/include/dt-bindings/reset/mt7620-reset.h
@@ -0,0 +1,35 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * Copyright (C) 2020 MediaTek Inc.
+ *
+ * Author: Weijie Gao <weijie.gao@mediatek.com>
+ */
+
+#ifndef _DT_BINDINGS_MT7620_RESET_H_
+#define _DT_BINDINGS_MT7620_RESET_H_
+
+#define PPE_RST 31
+#define SDHC_RST 30
+#define MIPS_CNT_RST 28
+#define PCIE_RST 26
+#define UHST_RST 25
+#define EPHY_RST 24
+#define ESW_RST 23
+#define UDEV_RST 22
+#define FE_RST 21
+#define WLAN_RST 20
+#define UARTL_RST 19
+#define SPI_RST 18
+#define I2S_RST 17
+#define I2C_RST 16
+#define NAND_RST 15
+#define DMA_RST 14
+#define PIO_RST 13
+#define UARTF_RST 12
+#define PCM_RST 11
+#define MC_RST 10
+#define INTC_RST 9
+#define TIMER_RST 8
+#define SYS_RST 0
+
+#endif /* _DT_BINDINGS_MT7620_RESET_H_ */
--
2.17.1
^ permalink raw reply related [flat|nested] only message in thread
only message in thread, other threads:[~2020-10-16 7:36 UTC | newest]
Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-10-16 7:36 [PATCH 10/18] reset: mtmips: add reset controller support for MediaTek MT7620 SoC Weijie Gao
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.