All of lore.kernel.org
 help / color / mirror / Atom feed
* [PATCH -next] drm/i915/display: remove redundant NULL check
@ 2021-04-09 12:51 ` Qiheng Lin
  0 siblings, 0 replies; 6+ messages in thread
From: Qiheng Lin @ 2021-04-09 12:51 UTC (permalink / raw)
  To: airlied, daniel
  Cc: jani.nikula, joonas.lahtinen, rodrigo.vivi, intel-gfx, dri-devel,
	linux-kernel, Qiheng Lin

Fix the following coccicheck warning:

drivers/gpu/drm/i915/display/intel_psr.c:1530:29-31: WARNING
 !A || A && B is equivalent to !A || B

Signed-off-by: Qiheng Lin <linqiheng@huawei.com>
---
 drivers/gpu/drm/i915/display/intel_psr.c | 3 +--
 1 file changed, 1 insertion(+), 2 deletions(-)

diff --git a/drivers/gpu/drm/i915/display/intel_psr.c b/drivers/gpu/drm/i915/display/intel_psr.c
index 32d3d56259c2..4cec6b4d7fb9 100644
--- a/drivers/gpu/drm/i915/display/intel_psr.c
+++ b/drivers/gpu/drm/i915/display/intel_psr.c
@@ -1526,8 +1526,7 @@ void intel_psr_wait_for_idle(const struct intel_crtc_state *new_crtc_state)
 		u32 psr_status;
 
 		mutex_lock(&intel_dp->psr.lock);
-		if (!intel_dp->psr.enabled ||
-		    (intel_dp->psr.enabled && intel_dp->psr.psr2_enabled)) {
+		if (!intel_dp->psr.enabled || intel_dp->psr.psr2_enabled) {
 			mutex_unlock(&intel_dp->psr.lock);
 			continue;
 		}
-- 
2.31.1


^ permalink raw reply related	[flat|nested] 6+ messages in thread

end of thread, other threads:[~2021-04-12 18:42 UTC | newest]

Thread overview: 6+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2021-04-09 12:51 [PATCH -next] drm/i915/display: remove redundant NULL check Qiheng Lin
2021-04-09 12:51 ` [Intel-gfx] " Qiheng Lin
2021-04-09 12:51 ` Qiheng Lin
2021-04-12 15:09 ` [Intel-gfx] ✗ Fi.CI.DOCS: warning for " Patchwork
2021-04-12 15:34 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2021-04-12 18:42 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.