From: Bhaumik Bhatt <bbhatt@codeaurora.org> To: manivannan.sadhasivam@linaro.org Cc: linux-arm-msm@vger.kernel.org, hemantk@codeaurora.org, jhugo@codeaurora.org, linux-kernel@vger.kernel.org, loic.poulain@linaro.org, linux-wireless@vger.kernel.org, kvalo@codeaurora.org, ath11k@lists.infradead.org, Bhaumik Bhatt <bbhatt@codeaurora.org> Subject: [PATCH v2 5/6] bus: mhi: pci_generic: Set register access length for MHI driver Date: Tue, 4 May 2021 16:37:57 -0700 [thread overview] Message-ID: <1620171478-35679-6-git-send-email-bbhatt@codeaurora.org> (raw) In-Reply-To: <1620171478-35679-1-git-send-email-bbhatt@codeaurora.org> MHI driver requires register space length to add range checks and prevent memory region accesses outside of that for MMIO space. Set it from the PCI generic controller driver before registering the MHI controller. Signed-off-by: Bhaumik Bhatt <bbhatt@codeaurora.org> --- drivers/bus/mhi/pci_generic.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/bus/mhi/pci_generic.c b/drivers/bus/mhi/pci_generic.c index 7c810f0..fb7889f 100644 --- a/drivers/bus/mhi/pci_generic.c +++ b/drivers/bus/mhi/pci_generic.c @@ -463,6 +463,7 @@ static int mhi_pci_claim(struct mhi_controller *mhi_cntrl, return err; } mhi_cntrl->regs = pcim_iomap_table(pdev)[bar_num]; + mhi_cntrl->reg_len = pci_resource_len(pdev, bar_num); err = pci_set_dma_mask(pdev, dma_mask); if (err) { -- The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project
WARNING: multiple messages have this Message-ID (diff)
From: Bhaumik Bhatt <bbhatt@codeaurora.org> To: manivannan.sadhasivam@linaro.org Cc: linux-arm-msm@vger.kernel.org, hemantk@codeaurora.org, jhugo@codeaurora.org, linux-kernel@vger.kernel.org, loic.poulain@linaro.org, linux-wireless@vger.kernel.org, kvalo@codeaurora.org, ath11k@lists.infradead.org, Bhaumik Bhatt <bbhatt@codeaurora.org> Subject: [PATCH v2 5/6] bus: mhi: pci_generic: Set register access length for MHI driver Date: Tue, 4 May 2021 16:37:57 -0700 [thread overview] Message-ID: <1620171478-35679-6-git-send-email-bbhatt@codeaurora.org> (raw) In-Reply-To: <1620171478-35679-1-git-send-email-bbhatt@codeaurora.org> MHI driver requires register space length to add range checks and prevent memory region accesses outside of that for MMIO space. Set it from the PCI generic controller driver before registering the MHI controller. Signed-off-by: Bhaumik Bhatt <bbhatt@codeaurora.org> --- drivers/bus/mhi/pci_generic.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/bus/mhi/pci_generic.c b/drivers/bus/mhi/pci_generic.c index 7c810f0..fb7889f 100644 --- a/drivers/bus/mhi/pci_generic.c +++ b/drivers/bus/mhi/pci_generic.c @@ -463,6 +463,7 @@ static int mhi_pci_claim(struct mhi_controller *mhi_cntrl, return err; } mhi_cntrl->regs = pcim_iomap_table(pdev)[bar_num]; + mhi_cntrl->reg_len = pci_resource_len(pdev, bar_num); err = pci_set_dma_mask(pdev, dma_mask); if (err) { -- The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project -- ath11k mailing list ath11k@lists.infradead.org http://lists.infradead.org/mailman/listinfo/ath11k
next prev parent reply other threads:[~2021-05-04 23:38 UTC|newest] Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top 2021-05-04 23:37 [PATCH v2 0/6] BHI/BHIe improvements for MHI power purposes Bhaumik Bhatt 2021-05-04 23:37 ` Bhaumik Bhatt 2021-05-04 23:37 ` [PATCH v2 1/6] bus: mhi: core: Set BHI/BHIe offsets on power up preparation Bhaumik Bhatt 2021-05-04 23:37 ` Bhaumik Bhatt 2021-05-04 23:37 ` [PATCH v2 2/6] bus: mhi: core: Set BHI and BHIe pointers to NULL in clean-up Bhaumik Bhatt 2021-05-04 23:37 ` Bhaumik Bhatt 2021-05-04 23:37 ` [PATCH v2 3/6] bus: mhi: Add MMIO region length to controller structure Bhaumik Bhatt 2021-05-04 23:37 ` Bhaumik Bhatt 2021-05-05 14:37 ` Jeffrey Hugo 2021-05-05 14:37 ` Jeffrey Hugo 2021-05-04 23:37 ` [PATCH v2 4/6] ath11k: set register access length for MHI driver Bhaumik Bhatt 2021-05-04 23:37 ` Bhaumik Bhatt 2021-05-04 23:37 ` Bhaumik Bhatt [this message] 2021-05-04 23:37 ` [PATCH v2 5/6] bus: mhi: pci_generic: Set " Bhaumik Bhatt 2021-05-04 23:37 ` [PATCH v2 6/6] bus: mhi: core: Add range checks for BHI and BHIe Bhaumik Bhatt 2021-05-04 23:37 ` Bhaumik Bhatt
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1620171478-35679-6-git-send-email-bbhatt@codeaurora.org \ --to=bbhatt@codeaurora.org \ --cc=ath11k@lists.infradead.org \ --cc=hemantk@codeaurora.org \ --cc=jhugo@codeaurora.org \ --cc=kvalo@codeaurora.org \ --cc=linux-arm-msm@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-wireless@vger.kernel.org \ --cc=loic.poulain@linaro.org \ --cc=manivannan.sadhasivam@linaro.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.