* [PATCH] drm/i915: Handle Intel igfx + Intel dgfx hybrid graphics setup @ 2021-10-05 11:31 ` Tvrtko Ursulin 0 siblings, 0 replies; 12+ messages in thread From: Tvrtko Ursulin @ 2021-10-05 11:31 UTC (permalink / raw) To: Intel-gfx Cc: dri-devel, Tvrtko Ursulin, Daniel Vetter, Matthew Auld, Thomas Hellström From: Tvrtko Ursulin <tvrtko.ursulin@intel.com> In short this makes i915 work for hybrid setups (DRI_PRIME=1 with Mesa) when rendering is done on Intel dgfx and scanout/composition on Intel igfx. Before this patch the driver was not quite ready for that setup, mainly because it was able to emit a semaphore wait between the two GPUs, which results in deadlocks because semaphore target location in HWSP is neither shared between the two, nor mapped in both GGTT spaces. To fix it the patch adds an additional check to a couple of relevant code paths in order to prevent using semaphores for inter-engine synchronisation when relevant objects are not in the same GGTT space. v2: * Avoid adding rq->i915. (Chris) v3: * Use GGTT which describes the limit more precisely. Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com> Cc: Daniel Vetter <daniel.vetter@ffwll.ch> Cc: Matthew Auld <matthew.auld@intel.com> Cc: Thomas Hellström <thomas.hellstrom@linux.intel.com> --- drivers/gpu/drm/i915/i915_request.c | 12 +++++++++++- 1 file changed, 11 insertions(+), 1 deletion(-) diff --git a/drivers/gpu/drm/i915/i915_request.c b/drivers/gpu/drm/i915/i915_request.c index 79da5eca60af..4f189982f67e 100644 --- a/drivers/gpu/drm/i915/i915_request.c +++ b/drivers/gpu/drm/i915/i915_request.c @@ -1145,6 +1145,12 @@ __emit_semaphore_wait(struct i915_request *to, return 0; } +static bool +can_use_semaphore_wait(struct i915_request *to, struct i915_request *from) +{ + return to->engine->gt->ggtt == from->engine->gt->ggtt; +} + static int emit_semaphore_wait(struct i915_request *to, struct i915_request *from, @@ -1153,6 +1159,9 @@ emit_semaphore_wait(struct i915_request *to, const intel_engine_mask_t mask = READ_ONCE(from->engine)->mask; struct i915_sw_fence *wait = &to->submit; + if (!can_use_semaphore_wait(to, from)) + goto await_fence; + if (!intel_context_use_semaphores(to->context)) goto await_fence; @@ -1256,7 +1265,8 @@ __i915_request_await_execution(struct i915_request *to, * immediate execution, and so we must wait until it reaches the * active slot. */ - if (intel_engine_has_semaphores(to->engine) && + if (can_use_semaphore_wait(to, from) && + intel_engine_has_semaphores(to->engine) && !i915_request_has_initial_breadcrumb(to)) { err = __emit_semaphore_wait(to, from, from->fence.seqno - 1); if (err < 0) -- 2.30.2 ^ permalink raw reply related [flat|nested] 12+ messages in thread
* [Intel-gfx] [PATCH] drm/i915: Handle Intel igfx + Intel dgfx hybrid graphics setup @ 2021-10-05 11:31 ` Tvrtko Ursulin 0 siblings, 0 replies; 12+ messages in thread From: Tvrtko Ursulin @ 2021-10-05 11:31 UTC (permalink / raw) To: Intel-gfx Cc: dri-devel, Tvrtko Ursulin, Daniel Vetter, Matthew Auld, Thomas Hellström From: Tvrtko Ursulin <tvrtko.ursulin@intel.com> In short this makes i915 work for hybrid setups (DRI_PRIME=1 with Mesa) when rendering is done on Intel dgfx and scanout/composition on Intel igfx. Before this patch the driver was not quite ready for that setup, mainly because it was able to emit a semaphore wait between the two GPUs, which results in deadlocks because semaphore target location in HWSP is neither shared between the two, nor mapped in both GGTT spaces. To fix it the patch adds an additional check to a couple of relevant code paths in order to prevent using semaphores for inter-engine synchronisation when relevant objects are not in the same GGTT space. v2: * Avoid adding rq->i915. (Chris) v3: * Use GGTT which describes the limit more precisely. Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com> Cc: Daniel Vetter <daniel.vetter@ffwll.ch> Cc: Matthew Auld <matthew.auld@intel.com> Cc: Thomas Hellström <thomas.hellstrom@linux.intel.com> --- drivers/gpu/drm/i915/i915_request.c | 12 +++++++++++- 1 file changed, 11 insertions(+), 1 deletion(-) diff --git a/drivers/gpu/drm/i915/i915_request.c b/drivers/gpu/drm/i915/i915_request.c index 79da5eca60af..4f189982f67e 100644 --- a/drivers/gpu/drm/i915/i915_request.c +++ b/drivers/gpu/drm/i915/i915_request.c @@ -1145,6 +1145,12 @@ __emit_semaphore_wait(struct i915_request *to, return 0; } +static bool +can_use_semaphore_wait(struct i915_request *to, struct i915_request *from) +{ + return to->engine->gt->ggtt == from->engine->gt->ggtt; +} + static int emit_semaphore_wait(struct i915_request *to, struct i915_request *from, @@ -1153,6 +1159,9 @@ emit_semaphore_wait(struct i915_request *to, const intel_engine_mask_t mask = READ_ONCE(from->engine)->mask; struct i915_sw_fence *wait = &to->submit; + if (!can_use_semaphore_wait(to, from)) + goto await_fence; + if (!intel_context_use_semaphores(to->context)) goto await_fence; @@ -1256,7 +1265,8 @@ __i915_request_await_execution(struct i915_request *to, * immediate execution, and so we must wait until it reaches the * active slot. */ - if (intel_engine_has_semaphores(to->engine) && + if (can_use_semaphore_wait(to, from) && + intel_engine_has_semaphores(to->engine) && !i915_request_has_initial_breadcrumb(to)) { err = __emit_semaphore_wait(to, from, from->fence.seqno - 1); if (err < 0) -- 2.30.2 ^ permalink raw reply related [flat|nested] 12+ messages in thread
* Re: [PATCH] drm/i915: Handle Intel igfx + Intel dgfx hybrid graphics setup 2021-10-05 11:31 ` [Intel-gfx] " Tvrtko Ursulin @ 2021-10-05 13:05 ` Thomas Hellström -1 siblings, 0 replies; 12+ messages in thread From: Thomas Hellström @ 2021-10-05 13:05 UTC (permalink / raw) To: Tvrtko Ursulin, Intel-gfx Cc: dri-devel, Tvrtko Ursulin, Daniel Vetter, Matthew Auld Hi, Tvrtko, On 10/5/21 13:31, Tvrtko Ursulin wrote: > From: Tvrtko Ursulin <tvrtko.ursulin@intel.com> > > In short this makes i915 work for hybrid setups (DRI_PRIME=1 with Mesa) > when rendering is done on Intel dgfx and scanout/composition on Intel > igfx. > > Before this patch the driver was not quite ready for that setup, mainly > because it was able to emit a semaphore wait between the two GPUs, which > results in deadlocks because semaphore target location in HWSP is neither > shared between the two, nor mapped in both GGTT spaces. > > To fix it the patch adds an additional check to a couple of relevant code > paths in order to prevent using semaphores for inter-engine > synchronisation when relevant objects are not in the same GGTT space. > > v2: > * Avoid adding rq->i915. (Chris) > > v3: > * Use GGTT which describes the limit more precisely. > > Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com> > Cc: Daniel Vetter <daniel.vetter@ffwll.ch> > Cc: Matthew Auld <matthew.auld@intel.com> > Cc: Thomas Hellström <thomas.hellstrom@linux.intel.com> An IMO pretty important bugfix. I read up a bit on the previous discussion on this, and from what I understand the other two options were 1) Ripping out the semaphore code, 2) Consider dma-fences from other instances of the same driver as foreign. For imported dma-bufs we do 2), but particularly with lmem and p2p that's a more straightforward decision. I don't think 1) is a reasonable approach to fix this bug, (but perhaps as a general cleanup?), and for 2) yes I guess we might end up doing that, unless we find some real benefits in treating same-driver-separate-device dma-fences as local, but for this particular bug, IMO this is a reasonable fix. So, Reviewed-by: Thomas Hellström <thomas.hellstrom@linux.intel.com> > --- > drivers/gpu/drm/i915/i915_request.c | 12 +++++++++++- > 1 file changed, 11 insertions(+), 1 deletion(-) > > diff --git a/drivers/gpu/drm/i915/i915_request.c b/drivers/gpu/drm/i915/i915_request.c > index 79da5eca60af..4f189982f67e 100644 > --- a/drivers/gpu/drm/i915/i915_request.c > +++ b/drivers/gpu/drm/i915/i915_request.c > @@ -1145,6 +1145,12 @@ __emit_semaphore_wait(struct i915_request *to, > return 0; > } > > +static bool > +can_use_semaphore_wait(struct i915_request *to, struct i915_request *from) > +{ > + return to->engine->gt->ggtt == from->engine->gt->ggtt; > +} > + > static int > emit_semaphore_wait(struct i915_request *to, > struct i915_request *from, > @@ -1153,6 +1159,9 @@ emit_semaphore_wait(struct i915_request *to, > const intel_engine_mask_t mask = READ_ONCE(from->engine)->mask; > struct i915_sw_fence *wait = &to->submit; > > + if (!can_use_semaphore_wait(to, from)) > + goto await_fence; > + > if (!intel_context_use_semaphores(to->context)) > goto await_fence; > > @@ -1256,7 +1265,8 @@ __i915_request_await_execution(struct i915_request *to, > * immediate execution, and so we must wait until it reaches the > * active slot. > */ > - if (intel_engine_has_semaphores(to->engine) && > + if (can_use_semaphore_wait(to, from) && > + intel_engine_has_semaphores(to->engine) && > !i915_request_has_initial_breadcrumb(to)) { > err = __emit_semaphore_wait(to, from, from->fence.seqno - 1); > if (err < 0) ^ permalink raw reply [flat|nested] 12+ messages in thread
* Re: [Intel-gfx] [PATCH] drm/i915: Handle Intel igfx + Intel dgfx hybrid graphics setup @ 2021-10-05 13:05 ` Thomas Hellström 0 siblings, 0 replies; 12+ messages in thread From: Thomas Hellström @ 2021-10-05 13:05 UTC (permalink / raw) To: Tvrtko Ursulin, Intel-gfx Cc: dri-devel, Tvrtko Ursulin, Daniel Vetter, Matthew Auld Hi, Tvrtko, On 10/5/21 13:31, Tvrtko Ursulin wrote: > From: Tvrtko Ursulin <tvrtko.ursulin@intel.com> > > In short this makes i915 work for hybrid setups (DRI_PRIME=1 with Mesa) > when rendering is done on Intel dgfx and scanout/composition on Intel > igfx. > > Before this patch the driver was not quite ready for that setup, mainly > because it was able to emit a semaphore wait between the two GPUs, which > results in deadlocks because semaphore target location in HWSP is neither > shared between the two, nor mapped in both GGTT spaces. > > To fix it the patch adds an additional check to a couple of relevant code > paths in order to prevent using semaphores for inter-engine > synchronisation when relevant objects are not in the same GGTT space. > > v2: > * Avoid adding rq->i915. (Chris) > > v3: > * Use GGTT which describes the limit more precisely. > > Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com> > Cc: Daniel Vetter <daniel.vetter@ffwll.ch> > Cc: Matthew Auld <matthew.auld@intel.com> > Cc: Thomas Hellström <thomas.hellstrom@linux.intel.com> An IMO pretty important bugfix. I read up a bit on the previous discussion on this, and from what I understand the other two options were 1) Ripping out the semaphore code, 2) Consider dma-fences from other instances of the same driver as foreign. For imported dma-bufs we do 2), but particularly with lmem and p2p that's a more straightforward decision. I don't think 1) is a reasonable approach to fix this bug, (but perhaps as a general cleanup?), and for 2) yes I guess we might end up doing that, unless we find some real benefits in treating same-driver-separate-device dma-fences as local, but for this particular bug, IMO this is a reasonable fix. So, Reviewed-by: Thomas Hellström <thomas.hellstrom@linux.intel.com> > --- > drivers/gpu/drm/i915/i915_request.c | 12 +++++++++++- > 1 file changed, 11 insertions(+), 1 deletion(-) > > diff --git a/drivers/gpu/drm/i915/i915_request.c b/drivers/gpu/drm/i915/i915_request.c > index 79da5eca60af..4f189982f67e 100644 > --- a/drivers/gpu/drm/i915/i915_request.c > +++ b/drivers/gpu/drm/i915/i915_request.c > @@ -1145,6 +1145,12 @@ __emit_semaphore_wait(struct i915_request *to, > return 0; > } > > +static bool > +can_use_semaphore_wait(struct i915_request *to, struct i915_request *from) > +{ > + return to->engine->gt->ggtt == from->engine->gt->ggtt; > +} > + > static int > emit_semaphore_wait(struct i915_request *to, > struct i915_request *from, > @@ -1153,6 +1159,9 @@ emit_semaphore_wait(struct i915_request *to, > const intel_engine_mask_t mask = READ_ONCE(from->engine)->mask; > struct i915_sw_fence *wait = &to->submit; > > + if (!can_use_semaphore_wait(to, from)) > + goto await_fence; > + > if (!intel_context_use_semaphores(to->context)) > goto await_fence; > > @@ -1256,7 +1265,8 @@ __i915_request_await_execution(struct i915_request *to, > * immediate execution, and so we must wait until it reaches the > * active slot. > */ > - if (intel_engine_has_semaphores(to->engine) && > + if (can_use_semaphore_wait(to, from) && > + intel_engine_has_semaphores(to->engine) && > !i915_request_has_initial_breadcrumb(to)) { > err = __emit_semaphore_wait(to, from, from->fence.seqno - 1); > if (err < 0) ^ permalink raw reply [flat|nested] 12+ messages in thread
* Re: [PATCH] drm/i915: Handle Intel igfx + Intel dgfx hybrid graphics setup 2021-10-05 13:05 ` [Intel-gfx] " Thomas Hellström @ 2021-10-05 14:55 ` Tvrtko Ursulin -1 siblings, 0 replies; 12+ messages in thread From: Tvrtko Ursulin @ 2021-10-05 14:55 UTC (permalink / raw) To: Thomas Hellström, Intel-gfx Cc: dri-devel, Tvrtko Ursulin, Daniel Vetter, Matthew Auld On 05/10/2021 14:05, Thomas Hellström wrote: > Hi, Tvrtko, > > On 10/5/21 13:31, Tvrtko Ursulin wrote: >> From: Tvrtko Ursulin <tvrtko.ursulin@intel.com> >> >> In short this makes i915 work for hybrid setups (DRI_PRIME=1 with Mesa) >> when rendering is done on Intel dgfx and scanout/composition on Intel >> igfx. >> >> Before this patch the driver was not quite ready for that setup, mainly >> because it was able to emit a semaphore wait between the two GPUs, which >> results in deadlocks because semaphore target location in HWSP is neither >> shared between the two, nor mapped in both GGTT spaces. >> >> To fix it the patch adds an additional check to a couple of relevant code >> paths in order to prevent using semaphores for inter-engine >> synchronisation when relevant objects are not in the same GGTT space. >> >> v2: >> * Avoid adding rq->i915. (Chris) >> >> v3: >> * Use GGTT which describes the limit more precisely. >> >> Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com> >> Cc: Daniel Vetter <daniel.vetter@ffwll.ch> >> Cc: Matthew Auld <matthew.auld@intel.com> >> Cc: Thomas Hellström <thomas.hellstrom@linux.intel.com> > > An IMO pretty important bugfix. I read up a bit on the previous > discussion on this, and from what I understand the other two options were > > 1) Ripping out the semaphore code, > 2) Consider dma-fences from other instances of the same driver as foreign. Yes, with the caveat on the second point that there is a multi-tile scenario, granted of limited consequence because it only applies is someone tries to run that wo/ GuC, where the "same driver" check is not enough. This patch handles that case as well. And of course it is hypothetical someone would be able to create a inter-tile dependency there. Probably nothing in the current code does it. > For imported dma-bufs we do 2), but particularly with lmem and p2p > that's a more straightforward decision. I am not immediately familiar with p2p considerations. > I don't think 1) is a reasonable approach to fix this bug, (but perhaps > as a general cleanup?), and for 2) yes I guess we might end up doing > that, unless we find some real benefits in treating > same-driver-separate-device dma-fences as local, but for this particular > bug, IMO this is a reasonable fix. On the option of removing the semaphore inter-optimisation I would not call it cleanup since it had clear performance benefits. I personally don't have those benchmarks results saved though. So I'd proceed with caution there if the code can harmlessly remain in the confines of the execlists backend. Second topic, the whole same driver fence upcast issue, I suppose can be discussed along the lines of whether priority inheritance across drivers is useful. Like for instance page flip prio boost, which currently does safely work between i915 instances, and is relevant to hybrid graphics. It was safe when I looked at it, courtesy of global scheduler lock. If we wanted to keep that and formalise via an more explicit/generic cross driver API is the question. So unless it is not safe after all, I wouldn't rip it out before the discussion on the big picture happens. > So, > > Reviewed-by: Thomas Hellström <thomas.hellstrom@linux.intel.com> Thanks, I'll push it once again cleared by CI. Regards, Tvrtko > > > > >> --- >> drivers/gpu/drm/i915/i915_request.c | 12 +++++++++++- >> 1 file changed, 11 insertions(+), 1 deletion(-) >> >> diff --git a/drivers/gpu/drm/i915/i915_request.c >> b/drivers/gpu/drm/i915/i915_request.c >> index 79da5eca60af..4f189982f67e 100644 >> --- a/drivers/gpu/drm/i915/i915_request.c >> +++ b/drivers/gpu/drm/i915/i915_request.c >> @@ -1145,6 +1145,12 @@ __emit_semaphore_wait(struct i915_request *to, >> return 0; >> } >> +static bool >> +can_use_semaphore_wait(struct i915_request *to, struct i915_request >> *from) >> +{ >> + return to->engine->gt->ggtt == from->engine->gt->ggtt; >> +} >> + >> static int >> emit_semaphore_wait(struct i915_request *to, >> struct i915_request *from, >> @@ -1153,6 +1159,9 @@ emit_semaphore_wait(struct i915_request *to, >> const intel_engine_mask_t mask = READ_ONCE(from->engine)->mask; >> struct i915_sw_fence *wait = &to->submit; >> + if (!can_use_semaphore_wait(to, from)) >> + goto await_fence; >> + >> if (!intel_context_use_semaphores(to->context)) >> goto await_fence; >> @@ -1256,7 +1265,8 @@ __i915_request_await_execution(struct >> i915_request *to, >> * immediate execution, and so we must wait until it reaches the >> * active slot. >> */ >> - if (intel_engine_has_semaphores(to->engine) && >> + if (can_use_semaphore_wait(to, from) && >> + intel_engine_has_semaphores(to->engine) && >> !i915_request_has_initial_breadcrumb(to)) { >> err = __emit_semaphore_wait(to, from, from->fence.seqno - 1); >> if (err < 0) ^ permalink raw reply [flat|nested] 12+ messages in thread
* Re: [Intel-gfx] [PATCH] drm/i915: Handle Intel igfx + Intel dgfx hybrid graphics setup @ 2021-10-05 14:55 ` Tvrtko Ursulin 0 siblings, 0 replies; 12+ messages in thread From: Tvrtko Ursulin @ 2021-10-05 14:55 UTC (permalink / raw) To: Thomas Hellström, Intel-gfx Cc: dri-devel, Tvrtko Ursulin, Daniel Vetter, Matthew Auld On 05/10/2021 14:05, Thomas Hellström wrote: > Hi, Tvrtko, > > On 10/5/21 13:31, Tvrtko Ursulin wrote: >> From: Tvrtko Ursulin <tvrtko.ursulin@intel.com> >> >> In short this makes i915 work for hybrid setups (DRI_PRIME=1 with Mesa) >> when rendering is done on Intel dgfx and scanout/composition on Intel >> igfx. >> >> Before this patch the driver was not quite ready for that setup, mainly >> because it was able to emit a semaphore wait between the two GPUs, which >> results in deadlocks because semaphore target location in HWSP is neither >> shared between the two, nor mapped in both GGTT spaces. >> >> To fix it the patch adds an additional check to a couple of relevant code >> paths in order to prevent using semaphores for inter-engine >> synchronisation when relevant objects are not in the same GGTT space. >> >> v2: >> * Avoid adding rq->i915. (Chris) >> >> v3: >> * Use GGTT which describes the limit more precisely. >> >> Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com> >> Cc: Daniel Vetter <daniel.vetter@ffwll.ch> >> Cc: Matthew Auld <matthew.auld@intel.com> >> Cc: Thomas Hellström <thomas.hellstrom@linux.intel.com> > > An IMO pretty important bugfix. I read up a bit on the previous > discussion on this, and from what I understand the other two options were > > 1) Ripping out the semaphore code, > 2) Consider dma-fences from other instances of the same driver as foreign. Yes, with the caveat on the second point that there is a multi-tile scenario, granted of limited consequence because it only applies is someone tries to run that wo/ GuC, where the "same driver" check is not enough. This patch handles that case as well. And of course it is hypothetical someone would be able to create a inter-tile dependency there. Probably nothing in the current code does it. > For imported dma-bufs we do 2), but particularly with lmem and p2p > that's a more straightforward decision. I am not immediately familiar with p2p considerations. > I don't think 1) is a reasonable approach to fix this bug, (but perhaps > as a general cleanup?), and for 2) yes I guess we might end up doing > that, unless we find some real benefits in treating > same-driver-separate-device dma-fences as local, but for this particular > bug, IMO this is a reasonable fix. On the option of removing the semaphore inter-optimisation I would not call it cleanup since it had clear performance benefits. I personally don't have those benchmarks results saved though. So I'd proceed with caution there if the code can harmlessly remain in the confines of the execlists backend. Second topic, the whole same driver fence upcast issue, I suppose can be discussed along the lines of whether priority inheritance across drivers is useful. Like for instance page flip prio boost, which currently does safely work between i915 instances, and is relevant to hybrid graphics. It was safe when I looked at it, courtesy of global scheduler lock. If we wanted to keep that and formalise via an more explicit/generic cross driver API is the question. So unless it is not safe after all, I wouldn't rip it out before the discussion on the big picture happens. > So, > > Reviewed-by: Thomas Hellström <thomas.hellstrom@linux.intel.com> Thanks, I'll push it once again cleared by CI. Regards, Tvrtko > > > > >> --- >> drivers/gpu/drm/i915/i915_request.c | 12 +++++++++++- >> 1 file changed, 11 insertions(+), 1 deletion(-) >> >> diff --git a/drivers/gpu/drm/i915/i915_request.c >> b/drivers/gpu/drm/i915/i915_request.c >> index 79da5eca60af..4f189982f67e 100644 >> --- a/drivers/gpu/drm/i915/i915_request.c >> +++ b/drivers/gpu/drm/i915/i915_request.c >> @@ -1145,6 +1145,12 @@ __emit_semaphore_wait(struct i915_request *to, >> return 0; >> } >> +static bool >> +can_use_semaphore_wait(struct i915_request *to, struct i915_request >> *from) >> +{ >> + return to->engine->gt->ggtt == from->engine->gt->ggtt; >> +} >> + >> static int >> emit_semaphore_wait(struct i915_request *to, >> struct i915_request *from, >> @@ -1153,6 +1159,9 @@ emit_semaphore_wait(struct i915_request *to, >> const intel_engine_mask_t mask = READ_ONCE(from->engine)->mask; >> struct i915_sw_fence *wait = &to->submit; >> + if (!can_use_semaphore_wait(to, from)) >> + goto await_fence; >> + >> if (!intel_context_use_semaphores(to->context)) >> goto await_fence; >> @@ -1256,7 +1265,8 @@ __i915_request_await_execution(struct >> i915_request *to, >> * immediate execution, and so we must wait until it reaches the >> * active slot. >> */ >> - if (intel_engine_has_semaphores(to->engine) && >> + if (can_use_semaphore_wait(to, from) && >> + intel_engine_has_semaphores(to->engine) && >> !i915_request_has_initial_breadcrumb(to)) { >> err = __emit_semaphore_wait(to, from, from->fence.seqno - 1); >> if (err < 0) ^ permalink raw reply [flat|nested] 12+ messages in thread
* Re: [PATCH] drm/i915: Handle Intel igfx + Intel dgfx hybrid graphics setup 2021-10-05 13:05 ` [Intel-gfx] " Thomas Hellström @ 2021-10-13 12:06 ` Daniel Vetter -1 siblings, 0 replies; 12+ messages in thread From: Daniel Vetter @ 2021-10-13 12:06 UTC (permalink / raw) To: Thomas Hellström Cc: Tvrtko Ursulin, Intel-gfx, dri-devel, Tvrtko Ursulin, Daniel Vetter, Matthew Auld On Tue, Oct 05, 2021 at 03:05:25PM +0200, Thomas Hellström wrote: > Hi, Tvrtko, > > On 10/5/21 13:31, Tvrtko Ursulin wrote: > > From: Tvrtko Ursulin <tvrtko.ursulin@intel.com> > > > > In short this makes i915 work for hybrid setups (DRI_PRIME=1 with Mesa) > > when rendering is done on Intel dgfx and scanout/composition on Intel > > igfx. > > > > Before this patch the driver was not quite ready for that setup, mainly > > because it was able to emit a semaphore wait between the two GPUs, which > > results in deadlocks because semaphore target location in HWSP is neither > > shared between the two, nor mapped in both GGTT spaces. > > > > To fix it the patch adds an additional check to a couple of relevant code > > paths in order to prevent using semaphores for inter-engine > > synchronisation when relevant objects are not in the same GGTT space. > > > > v2: > > * Avoid adding rq->i915. (Chris) > > > > v3: > > * Use GGTT which describes the limit more precisely. > > > > Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com> > > Cc: Daniel Vetter <daniel.vetter@ffwll.ch> > > Cc: Matthew Auld <matthew.auld@intel.com> > > Cc: Thomas Hellström <thomas.hellstrom@linux.intel.com> > > An IMO pretty important bugfix. I read up a bit on the previous discussion > on this, and from what I understand the other two options were > > 1) Ripping out the semaphore code, > 2) Consider dma-fences from other instances of the same driver as foreign. > > For imported dma-bufs we do 2), but particularly with lmem and p2p that's a > more straightforward decision. > > I don't think 1) is a reasonable approach to fix this bug, (but perhaps as a > general cleanup?), and for 2) yes I guess we might end up doing that, unless > we find some real benefits in treating same-driver-separate-device > dma-fences as local, but for this particular bug, IMO this is a reasonable > fix. The foreign dma-fences have uapi impact, which Tvrtko shrugged off as "it's a good idea", and not it's really just not. So we still need to that this properly. > Reviewed-by: Thomas Hellström <thomas.hellstrom@linux.intel.com> But I'm also ok with just merging this as-is so the situation doesn't become too entertaining. -Daniel > > > > > > > --- > > drivers/gpu/drm/i915/i915_request.c | 12 +++++++++++- > > 1 file changed, 11 insertions(+), 1 deletion(-) > > > > diff --git a/drivers/gpu/drm/i915/i915_request.c b/drivers/gpu/drm/i915/i915_request.c > > index 79da5eca60af..4f189982f67e 100644 > > --- a/drivers/gpu/drm/i915/i915_request.c > > +++ b/drivers/gpu/drm/i915/i915_request.c > > @@ -1145,6 +1145,12 @@ __emit_semaphore_wait(struct i915_request *to, > > return 0; > > } > > +static bool > > +can_use_semaphore_wait(struct i915_request *to, struct i915_request *from) > > +{ > > + return to->engine->gt->ggtt == from->engine->gt->ggtt; > > +} > > + > > static int > > emit_semaphore_wait(struct i915_request *to, > > struct i915_request *from, > > @@ -1153,6 +1159,9 @@ emit_semaphore_wait(struct i915_request *to, > > const intel_engine_mask_t mask = READ_ONCE(from->engine)->mask; > > struct i915_sw_fence *wait = &to->submit; > > + if (!can_use_semaphore_wait(to, from)) > > + goto await_fence; > > + > > if (!intel_context_use_semaphores(to->context)) > > goto await_fence; > > @@ -1256,7 +1265,8 @@ __i915_request_await_execution(struct i915_request *to, > > * immediate execution, and so we must wait until it reaches the > > * active slot. > > */ > > - if (intel_engine_has_semaphores(to->engine) && > > + if (can_use_semaphore_wait(to, from) && > > + intel_engine_has_semaphores(to->engine) && > > !i915_request_has_initial_breadcrumb(to)) { > > err = __emit_semaphore_wait(to, from, from->fence.seqno - 1); > > if (err < 0) -- Daniel Vetter Software Engineer, Intel Corporation http://blog.ffwll.ch ^ permalink raw reply [flat|nested] 12+ messages in thread
* Re: [Intel-gfx] [PATCH] drm/i915: Handle Intel igfx + Intel dgfx hybrid graphics setup @ 2021-10-13 12:06 ` Daniel Vetter 0 siblings, 0 replies; 12+ messages in thread From: Daniel Vetter @ 2021-10-13 12:06 UTC (permalink / raw) To: Thomas Hellström Cc: Tvrtko Ursulin, Intel-gfx, dri-devel, Tvrtko Ursulin, Daniel Vetter, Matthew Auld On Tue, Oct 05, 2021 at 03:05:25PM +0200, Thomas Hellström wrote: > Hi, Tvrtko, > > On 10/5/21 13:31, Tvrtko Ursulin wrote: > > From: Tvrtko Ursulin <tvrtko.ursulin@intel.com> > > > > In short this makes i915 work for hybrid setups (DRI_PRIME=1 with Mesa) > > when rendering is done on Intel dgfx and scanout/composition on Intel > > igfx. > > > > Before this patch the driver was not quite ready for that setup, mainly > > because it was able to emit a semaphore wait between the two GPUs, which > > results in deadlocks because semaphore target location in HWSP is neither > > shared between the two, nor mapped in both GGTT spaces. > > > > To fix it the patch adds an additional check to a couple of relevant code > > paths in order to prevent using semaphores for inter-engine > > synchronisation when relevant objects are not in the same GGTT space. > > > > v2: > > * Avoid adding rq->i915. (Chris) > > > > v3: > > * Use GGTT which describes the limit more precisely. > > > > Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com> > > Cc: Daniel Vetter <daniel.vetter@ffwll.ch> > > Cc: Matthew Auld <matthew.auld@intel.com> > > Cc: Thomas Hellström <thomas.hellstrom@linux.intel.com> > > An IMO pretty important bugfix. I read up a bit on the previous discussion > on this, and from what I understand the other two options were > > 1) Ripping out the semaphore code, > 2) Consider dma-fences from other instances of the same driver as foreign. > > For imported dma-bufs we do 2), but particularly with lmem and p2p that's a > more straightforward decision. > > I don't think 1) is a reasonable approach to fix this bug, (but perhaps as a > general cleanup?), and for 2) yes I guess we might end up doing that, unless > we find some real benefits in treating same-driver-separate-device > dma-fences as local, but for this particular bug, IMO this is a reasonable > fix. The foreign dma-fences have uapi impact, which Tvrtko shrugged off as "it's a good idea", and not it's really just not. So we still need to that this properly. > Reviewed-by: Thomas Hellström <thomas.hellstrom@linux.intel.com> But I'm also ok with just merging this as-is so the situation doesn't become too entertaining. -Daniel > > > > > > > --- > > drivers/gpu/drm/i915/i915_request.c | 12 +++++++++++- > > 1 file changed, 11 insertions(+), 1 deletion(-) > > > > diff --git a/drivers/gpu/drm/i915/i915_request.c b/drivers/gpu/drm/i915/i915_request.c > > index 79da5eca60af..4f189982f67e 100644 > > --- a/drivers/gpu/drm/i915/i915_request.c > > +++ b/drivers/gpu/drm/i915/i915_request.c > > @@ -1145,6 +1145,12 @@ __emit_semaphore_wait(struct i915_request *to, > > return 0; > > } > > +static bool > > +can_use_semaphore_wait(struct i915_request *to, struct i915_request *from) > > +{ > > + return to->engine->gt->ggtt == from->engine->gt->ggtt; > > +} > > + > > static int > > emit_semaphore_wait(struct i915_request *to, > > struct i915_request *from, > > @@ -1153,6 +1159,9 @@ emit_semaphore_wait(struct i915_request *to, > > const intel_engine_mask_t mask = READ_ONCE(from->engine)->mask; > > struct i915_sw_fence *wait = &to->submit; > > + if (!can_use_semaphore_wait(to, from)) > > + goto await_fence; > > + > > if (!intel_context_use_semaphores(to->context)) > > goto await_fence; > > @@ -1256,7 +1265,8 @@ __i915_request_await_execution(struct i915_request *to, > > * immediate execution, and so we must wait until it reaches the > > * active slot. > > */ > > - if (intel_engine_has_semaphores(to->engine) && > > + if (can_use_semaphore_wait(to, from) && > > + intel_engine_has_semaphores(to->engine) && > > !i915_request_has_initial_breadcrumb(to)) { > > err = __emit_semaphore_wait(to, from, from->fence.seqno - 1); > > if (err < 0) -- Daniel Vetter Software Engineer, Intel Corporation http://blog.ffwll.ch ^ permalink raw reply [flat|nested] 12+ messages in thread
* Re: [PATCH] drm/i915: Handle Intel igfx + Intel dgfx hybrid graphics setup 2021-10-13 12:06 ` [Intel-gfx] " Daniel Vetter @ 2021-10-13 16:02 ` Tvrtko Ursulin -1 siblings, 0 replies; 12+ messages in thread From: Tvrtko Ursulin @ 2021-10-13 16:02 UTC (permalink / raw) To: Daniel Vetter, Thomas Hellström Cc: Intel-gfx, dri-devel, Tvrtko Ursulin, Daniel Vetter, Matthew Auld On 13/10/2021 13:06, Daniel Vetter wrote: > On Tue, Oct 05, 2021 at 03:05:25PM +0200, Thomas Hellström wrote: >> Hi, Tvrtko, >> >> On 10/5/21 13:31, Tvrtko Ursulin wrote: >>> From: Tvrtko Ursulin <tvrtko.ursulin@intel.com> >>> >>> In short this makes i915 work for hybrid setups (DRI_PRIME=1 with Mesa) >>> when rendering is done on Intel dgfx and scanout/composition on Intel >>> igfx. >>> >>> Before this patch the driver was not quite ready for that setup, mainly >>> because it was able to emit a semaphore wait between the two GPUs, which >>> results in deadlocks because semaphore target location in HWSP is neither >>> shared between the two, nor mapped in both GGTT spaces. >>> >>> To fix it the patch adds an additional check to a couple of relevant code >>> paths in order to prevent using semaphores for inter-engine >>> synchronisation when relevant objects are not in the same GGTT space. >>> >>> v2: >>> * Avoid adding rq->i915. (Chris) >>> >>> v3: >>> * Use GGTT which describes the limit more precisely. >>> >>> Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com> >>> Cc: Daniel Vetter <daniel.vetter@ffwll.ch> >>> Cc: Matthew Auld <matthew.auld@intel.com> >>> Cc: Thomas Hellström <thomas.hellstrom@linux.intel.com> >> >> An IMO pretty important bugfix. I read up a bit on the previous discussion >> on this, and from what I understand the other two options were >> >> 1) Ripping out the semaphore code, >> 2) Consider dma-fences from other instances of the same driver as foreign. >> >> For imported dma-bufs we do 2), but particularly with lmem and p2p that's a >> more straightforward decision. >> >> I don't think 1) is a reasonable approach to fix this bug, (but perhaps as a >> general cleanup?), and for 2) yes I guess we might end up doing that, unless >> we find some real benefits in treating same-driver-separate-device >> dma-fences as local, but for this particular bug, IMO this is a reasonable >> fix. > > The foreign dma-fences have uapi impact, which Tvrtko shrugged off as > "it's a good idea", and not it's really just not. So we still need to that > this properly. I always said lets merge the fix and discuss it. Fix only improved one fail and did not introduce any new issues you are worried about. They were all already there. So lets start the discussion why it is not a good idea to extend the concept of priority inheritance in the hybrid case? Today we can have high priority compositor waiting for client rendering, or even I915_PRIORITY_DISPLAY which I _think_ somehow ties into page flips with full screen stuff, and with igpu we do priority inheritance in those cases. Why it is a bad idea to do the same in the hybrid setup? Regards, Tvrtko > >> Reviewed-by: Thomas Hellström <thomas.hellstrom@linux.intel.com> > > But I'm also ok with just merging this as-is so the situation doesn't > become too entertaining. > -Daniel > >> >> >> >> >> >>> --- >>> drivers/gpu/drm/i915/i915_request.c | 12 +++++++++++- >>> 1 file changed, 11 insertions(+), 1 deletion(-) >>> >>> diff --git a/drivers/gpu/drm/i915/i915_request.c b/drivers/gpu/drm/i915/i915_request.c >>> index 79da5eca60af..4f189982f67e 100644 >>> --- a/drivers/gpu/drm/i915/i915_request.c >>> +++ b/drivers/gpu/drm/i915/i915_request.c >>> @@ -1145,6 +1145,12 @@ __emit_semaphore_wait(struct i915_request *to, >>> return 0; >>> } >>> +static bool >>> +can_use_semaphore_wait(struct i915_request *to, struct i915_request *from) >>> +{ >>> + return to->engine->gt->ggtt == from->engine->gt->ggtt; >>> +} >>> + >>> static int >>> emit_semaphore_wait(struct i915_request *to, >>> struct i915_request *from, >>> @@ -1153,6 +1159,9 @@ emit_semaphore_wait(struct i915_request *to, >>> const intel_engine_mask_t mask = READ_ONCE(from->engine)->mask; >>> struct i915_sw_fence *wait = &to->submit; >>> + if (!can_use_semaphore_wait(to, from)) >>> + goto await_fence; >>> + >>> if (!intel_context_use_semaphores(to->context)) >>> goto await_fence; >>> @@ -1256,7 +1265,8 @@ __i915_request_await_execution(struct i915_request *to, >>> * immediate execution, and so we must wait until it reaches the >>> * active slot. >>> */ >>> - if (intel_engine_has_semaphores(to->engine) && >>> + if (can_use_semaphore_wait(to, from) && >>> + intel_engine_has_semaphores(to->engine) && >>> !i915_request_has_initial_breadcrumb(to)) { >>> err = __emit_semaphore_wait(to, from, from->fence.seqno - 1); >>> if (err < 0) > ^ permalink raw reply [flat|nested] 12+ messages in thread
* Re: [Intel-gfx] [PATCH] drm/i915: Handle Intel igfx + Intel dgfx hybrid graphics setup @ 2021-10-13 16:02 ` Tvrtko Ursulin 0 siblings, 0 replies; 12+ messages in thread From: Tvrtko Ursulin @ 2021-10-13 16:02 UTC (permalink / raw) To: Daniel Vetter, Thomas Hellström Cc: Intel-gfx, dri-devel, Tvrtko Ursulin, Daniel Vetter, Matthew Auld On 13/10/2021 13:06, Daniel Vetter wrote: > On Tue, Oct 05, 2021 at 03:05:25PM +0200, Thomas Hellström wrote: >> Hi, Tvrtko, >> >> On 10/5/21 13:31, Tvrtko Ursulin wrote: >>> From: Tvrtko Ursulin <tvrtko.ursulin@intel.com> >>> >>> In short this makes i915 work for hybrid setups (DRI_PRIME=1 with Mesa) >>> when rendering is done on Intel dgfx and scanout/composition on Intel >>> igfx. >>> >>> Before this patch the driver was not quite ready for that setup, mainly >>> because it was able to emit a semaphore wait between the two GPUs, which >>> results in deadlocks because semaphore target location in HWSP is neither >>> shared between the two, nor mapped in both GGTT spaces. >>> >>> To fix it the patch adds an additional check to a couple of relevant code >>> paths in order to prevent using semaphores for inter-engine >>> synchronisation when relevant objects are not in the same GGTT space. >>> >>> v2: >>> * Avoid adding rq->i915. (Chris) >>> >>> v3: >>> * Use GGTT which describes the limit more precisely. >>> >>> Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com> >>> Cc: Daniel Vetter <daniel.vetter@ffwll.ch> >>> Cc: Matthew Auld <matthew.auld@intel.com> >>> Cc: Thomas Hellström <thomas.hellstrom@linux.intel.com> >> >> An IMO pretty important bugfix. I read up a bit on the previous discussion >> on this, and from what I understand the other two options were >> >> 1) Ripping out the semaphore code, >> 2) Consider dma-fences from other instances of the same driver as foreign. >> >> For imported dma-bufs we do 2), but particularly with lmem and p2p that's a >> more straightforward decision. >> >> I don't think 1) is a reasonable approach to fix this bug, (but perhaps as a >> general cleanup?), and for 2) yes I guess we might end up doing that, unless >> we find some real benefits in treating same-driver-separate-device >> dma-fences as local, but for this particular bug, IMO this is a reasonable >> fix. > > The foreign dma-fences have uapi impact, which Tvrtko shrugged off as > "it's a good idea", and not it's really just not. So we still need to that > this properly. I always said lets merge the fix and discuss it. Fix only improved one fail and did not introduce any new issues you are worried about. They were all already there. So lets start the discussion why it is not a good idea to extend the concept of priority inheritance in the hybrid case? Today we can have high priority compositor waiting for client rendering, or even I915_PRIORITY_DISPLAY which I _think_ somehow ties into page flips with full screen stuff, and with igpu we do priority inheritance in those cases. Why it is a bad idea to do the same in the hybrid setup? Regards, Tvrtko > >> Reviewed-by: Thomas Hellström <thomas.hellstrom@linux.intel.com> > > But I'm also ok with just merging this as-is so the situation doesn't > become too entertaining. > -Daniel > >> >> >> >> >> >>> --- >>> drivers/gpu/drm/i915/i915_request.c | 12 +++++++++++- >>> 1 file changed, 11 insertions(+), 1 deletion(-) >>> >>> diff --git a/drivers/gpu/drm/i915/i915_request.c b/drivers/gpu/drm/i915/i915_request.c >>> index 79da5eca60af..4f189982f67e 100644 >>> --- a/drivers/gpu/drm/i915/i915_request.c >>> +++ b/drivers/gpu/drm/i915/i915_request.c >>> @@ -1145,6 +1145,12 @@ __emit_semaphore_wait(struct i915_request *to, >>> return 0; >>> } >>> +static bool >>> +can_use_semaphore_wait(struct i915_request *to, struct i915_request *from) >>> +{ >>> + return to->engine->gt->ggtt == from->engine->gt->ggtt; >>> +} >>> + >>> static int >>> emit_semaphore_wait(struct i915_request *to, >>> struct i915_request *from, >>> @@ -1153,6 +1159,9 @@ emit_semaphore_wait(struct i915_request *to, >>> const intel_engine_mask_t mask = READ_ONCE(from->engine)->mask; >>> struct i915_sw_fence *wait = &to->submit; >>> + if (!can_use_semaphore_wait(to, from)) >>> + goto await_fence; >>> + >>> if (!intel_context_use_semaphores(to->context)) >>> goto await_fence; >>> @@ -1256,7 +1265,8 @@ __i915_request_await_execution(struct i915_request *to, >>> * immediate execution, and so we must wait until it reaches the >>> * active slot. >>> */ >>> - if (intel_engine_has_semaphores(to->engine) && >>> + if (can_use_semaphore_wait(to, from) && >>> + intel_engine_has_semaphores(to->engine) && >>> !i915_request_has_initial_breadcrumb(to)) { >>> err = __emit_semaphore_wait(to, from, from->fence.seqno - 1); >>> if (err < 0) > ^ permalink raw reply [flat|nested] 12+ messages in thread
* [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Handle Intel igfx + Intel dgfx hybrid graphics setup (rev3) 2021-10-05 11:31 ` [Intel-gfx] " Tvrtko Ursulin (?) (?) @ 2021-10-05 13:26 ` Patchwork -1 siblings, 0 replies; 12+ messages in thread From: Patchwork @ 2021-10-05 13:26 UTC (permalink / raw) To: Tvrtko Ursulin; +Cc: intel-gfx [-- Attachment #1: Type: text/plain, Size: 7249 bytes --] == Series Details == Series: drm/i915: Handle Intel igfx + Intel dgfx hybrid graphics setup (rev3) URL : https://patchwork.freedesktop.org/series/94105/ State : success == Summary == CI Bug Log - changes from CI_DRM_10683 -> Patchwork_21248 ==================================================== Summary ------- **SUCCESS** No regressions found. External URL: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/index.html Possible new issues ------------------- Here are the unknown changes that may have been introduced in Patchwork_21248: ### IGT changes ### #### Suppressed #### The following results come from untrusted machines, tests, or statuses. They do not affect the overall result. * igt@runner@aborted: - {fi-tgl-dsi}: NOTRUN -> [FAIL][1] [1]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/fi-tgl-dsi/igt@runner@aborted.html Known issues ------------ Here are the changes found in Patchwork_21248 that come from known issues: ### IGT changes ### #### Issues hit #### * igt@amdgpu/amd_prime@amd-to-i915: - fi-kbl-x1275: NOTRUN -> [SKIP][2] ([fdo#109271]) +28 similar issues [2]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/fi-kbl-x1275/igt@amdgpu/amd_prime@amd-to-i915.html * igt@amdgpu/amd_prime@i915-to-amd: - fi-snb-2520m: NOTRUN -> [SKIP][3] ([fdo#109271]) +37 similar issues [3]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/fi-snb-2520m/igt@amdgpu/amd_prime@i915-to-amd.html * igt@gem_huc_copy@huc-copy: - fi-kbl-x1275: NOTRUN -> [SKIP][4] ([fdo#109271] / [i915#2190]) [4]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/fi-kbl-x1275/igt@gem_huc_copy@huc-copy.html * igt@i915_selftest@live@execlists: - fi-bsw-nick: [PASS][5] -> [INCOMPLETE][6] ([i915#2940]) [5]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/fi-bsw-nick/igt@i915_selftest@live@execlists.html [6]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/fi-bsw-nick/igt@i915_selftest@live@execlists.html - fi-bsw-n3050: [PASS][7] -> [INCOMPLETE][8] ([i915#2940]) [7]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/fi-bsw-n3050/igt@i915_selftest@live@execlists.html [8]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/fi-bsw-n3050/igt@i915_selftest@live@execlists.html * igt@kms_chamelium@hdmi-crc-fast: - fi-kbl-x1275: NOTRUN -> [SKIP][9] ([fdo#109271] / [fdo#111827]) +8 similar issues [9]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/fi-kbl-x1275/igt@kms_chamelium@hdmi-crc-fast.html * igt@kms_chamelium@hdmi-hpd-fast: - fi-snb-2520m: NOTRUN -> [SKIP][10] ([fdo#109271] / [fdo#111827]) +8 similar issues [10]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/fi-snb-2520m/igt@kms_chamelium@hdmi-hpd-fast.html * igt@kms_flip@basic-flip-vs-dpms@c-dp2: - fi-cfl-8109u: [PASS][11] -> [DMESG-WARN][12] ([i915#165]) [11]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/fi-cfl-8109u/igt@kms_flip@basic-flip-vs-dpms@c-dp2.html [12]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/fi-cfl-8109u/igt@kms_flip@basic-flip-vs-dpms@c-dp2.html * igt@kms_flip@basic-flip-vs-modeset@c-dp2: - fi-cfl-8109u: [PASS][13] -> [DMESG-WARN][14] ([i915#165] / [i915#295]) +5 similar issues [13]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/fi-cfl-8109u/igt@kms_flip@basic-flip-vs-modeset@c-dp2.html [14]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/fi-cfl-8109u/igt@kms_flip@basic-flip-vs-modeset@c-dp2.html * igt@kms_pipe_crc_basic@compare-crc-sanitycheck-pipe-d: - fi-kbl-x1275: NOTRUN -> [SKIP][15] ([fdo#109271] / [i915#533]) [15]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/fi-kbl-x1275/igt@kms_pipe_crc_basic@compare-crc-sanitycheck-pipe-d.html * igt@runner@aborted: - fi-bsw-nick: NOTRUN -> [FAIL][16] ([fdo#109271] / [i915#1436] / [i915#3428]) [16]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/fi-bsw-nick/igt@runner@aborted.html - fi-bsw-n3050: NOTRUN -> [FAIL][17] ([fdo#109271] / [i915#1436] / [i915#3428]) [17]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/fi-bsw-n3050/igt@runner@aborted.html #### Possible fixes #### * igt@kms_frontbuffer_tracking@basic: - fi-cml-u2: [DMESG-WARN][18] ([i915#95]) -> [PASS][19] [18]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/fi-cml-u2/igt@kms_frontbuffer_tracking@basic.html [19]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/fi-cml-u2/igt@kms_frontbuffer_tracking@basic.html #### Warnings #### * igt@kms_flip@basic-flip-vs-modeset@c-dp1: - fi-cfl-8109u: [FAIL][20] ([i915#4165]) -> [DMESG-WARN][21] ([i915#165] / [i915#295]) +1 similar issue [20]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/fi-cfl-8109u/igt@kms_flip@basic-flip-vs-modeset@c-dp1.html [21]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/fi-cfl-8109u/igt@kms_flip@basic-flip-vs-modeset@c-dp1.html * igt@kms_pipe_crc_basic@compare-crc-sanitycheck-pipe-b: - fi-cfl-8109u: [DMESG-WARN][22] ([i915#295]) -> [DMESG-WARN][23] ([i915#165] / [i915#295]) +18 similar issues [22]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/fi-cfl-8109u/igt@kms_pipe_crc_basic@compare-crc-sanitycheck-pipe-b.html [23]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/fi-cfl-8109u/igt@kms_pipe_crc_basic@compare-crc-sanitycheck-pipe-b.html {name}: This element is suppressed. This means it is ignored when computing the status of the difference (SUCCESS, WARNING, or FAILURE). [fdo#109271]: https://bugs.freedesktop.org/show_bug.cgi?id=109271 [fdo#111827]: https://bugs.freedesktop.org/show_bug.cgi?id=111827 [i915#1436]: https://gitlab.freedesktop.org/drm/intel/issues/1436 [i915#165]: https://gitlab.freedesktop.org/drm/intel/issues/165 [i915#2190]: https://gitlab.freedesktop.org/drm/intel/issues/2190 [i915#2940]: https://gitlab.freedesktop.org/drm/intel/issues/2940 [i915#295]: https://gitlab.freedesktop.org/drm/intel/issues/295 [i915#3428]: https://gitlab.freedesktop.org/drm/intel/issues/3428 [i915#4165]: https://gitlab.freedesktop.org/drm/intel/issues/4165 [i915#533]: https://gitlab.freedesktop.org/drm/intel/issues/533 [i915#95]: https://gitlab.freedesktop.org/drm/intel/issues/95 Participating hosts (38 -> 34) ------------------------------ Additional (2): fi-kbl-x1275 fi-snb-2520m Missing (6): bat-dg1-6 fi-bsw-cyan bat-adlp-4 fi-bdw-samus bat-jsl-2 bat-jsl-1 Build changes ------------- * Linux: CI_DRM_10683 -> Patchwork_21248 CI-20190529: 20190529 CI_DRM_10683: 2db2331e0b19308750c3b921c2779c4c2da9b04b @ git://anongit.freedesktop.org/gfx-ci/linux IGT_6230: a079f2e00693facf4cf6512f0ddb69b30826c80f @ https://gitlab.freedesktop.org/drm/igt-gpu-tools.git Patchwork_21248: 93d4c7ebe091172c9ca41444bd441bcd41e7d45d @ git://anongit.freedesktop.org/gfx-ci/linux == Linux commits == 93d4c7ebe091 drm/i915: Handle Intel igfx + Intel dgfx hybrid graphics setup == Logs == For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/index.html [-- Attachment #2: Type: text/html, Size: 9363 bytes --] ^ permalink raw reply [flat|nested] 12+ messages in thread
* [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Handle Intel igfx + Intel dgfx hybrid graphics setup (rev3) 2021-10-05 11:31 ` [Intel-gfx] " Tvrtko Ursulin ` (2 preceding siblings ...) (?) @ 2021-10-05 17:34 ` Patchwork -1 siblings, 0 replies; 12+ messages in thread From: Patchwork @ 2021-10-05 17:34 UTC (permalink / raw) To: Tvrtko Ursulin; +Cc: intel-gfx [-- Attachment #1: Type: text/plain, Size: 30292 bytes --] == Series Details == Series: drm/i915: Handle Intel igfx + Intel dgfx hybrid graphics setup (rev3) URL : https://patchwork.freedesktop.org/series/94105/ State : success == Summary == CI Bug Log - changes from CI_DRM_10683_full -> Patchwork_21248_full ==================================================== Summary ------- **SUCCESS** No regressions found. Known issues ------------ Here are the changes found in Patchwork_21248_full that come from known issues: ### IGT changes ### #### Issues hit #### * igt@gem_create@create-massive: - shard-apl: NOTRUN -> [DMESG-WARN][1] ([i915#3002]) [1]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-apl2/igt@gem_create@create-massive.html * igt@gem_ctx_persistence@hostile: - shard-snb: NOTRUN -> [SKIP][2] ([fdo#109271] / [i915#1099]) +1 similar issue [2]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-snb5/igt@gem_ctx_persistence@hostile.html * igt@gem_ctx_persistence@many-contexts: - shard-tglb: [PASS][3] -> [FAIL][4] ([i915#2410]) [3]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-tglb1/igt@gem_ctx_persistence@many-contexts.html [4]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-tglb3/igt@gem_ctx_persistence@many-contexts.html * igt@gem_ctx_sseu@invalid-args: - shard-tglb: NOTRUN -> [SKIP][5] ([i915#280]) [5]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-tglb6/igt@gem_ctx_sseu@invalid-args.html * igt@gem_exec_fair@basic-deadline: - shard-skl: NOTRUN -> [FAIL][6] ([i915#2846]) [6]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-skl8/igt@gem_exec_fair@basic-deadline.html - shard-apl: NOTRUN -> [FAIL][7] ([i915#2846]) [7]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-apl3/igt@gem_exec_fair@basic-deadline.html * igt@gem_exec_fair@basic-none-rrul@rcs0: - shard-kbl: NOTRUN -> [FAIL][8] ([i915#2842]) [8]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-kbl2/igt@gem_exec_fair@basic-none-rrul@rcs0.html * igt@gem_exec_fair@basic-none@vcs1: - shard-kbl: [PASS][9] -> [FAIL][10] ([i915#2842]) [9]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-kbl6/igt@gem_exec_fair@basic-none@vcs1.html [10]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-kbl2/igt@gem_exec_fair@basic-none@vcs1.html * igt@gem_exec_fair@basic-pace-share@rcs0: - shard-tglb: NOTRUN -> [FAIL][11] ([i915#2842]) [11]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-tglb6/igt@gem_exec_fair@basic-pace-share@rcs0.html - shard-glk: [PASS][12] -> [FAIL][13] ([i915#2842]) [12]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-glk7/igt@gem_exec_fair@basic-pace-share@rcs0.html [13]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-glk9/igt@gem_exec_fair@basic-pace-share@rcs0.html * igt@gem_exec_fair@basic-pace@vcs1: - shard-iclb: NOTRUN -> [FAIL][14] ([i915#2842]) +1 similar issue [14]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-iclb4/igt@gem_exec_fair@basic-pace@vcs1.html * igt@gem_exec_fair@basic-throttle@rcs0: - shard-iclb: [PASS][15] -> [FAIL][16] ([i915#2849]) [15]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-iclb3/igt@gem_exec_fair@basic-throttle@rcs0.html [16]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-iclb7/igt@gem_exec_fair@basic-throttle@rcs0.html * igt@gem_exec_flush@basic-batch-kernel-default-cmd: - shard-snb: NOTRUN -> [SKIP][17] ([fdo#109271]) +249 similar issues [17]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-snb5/igt@gem_exec_flush@basic-batch-kernel-default-cmd.html * igt@gem_exec_whisper@basic-fds-all: - shard-glk: [PASS][18] -> [DMESG-WARN][19] ([i915#118] / [i915#95]) +1 similar issue [18]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-glk8/igt@gem_exec_whisper@basic-fds-all.html [19]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-glk4/igt@gem_exec_whisper@basic-fds-all.html * igt@gem_userptr_blits@dmabuf-sync: - shard-apl: NOTRUN -> [SKIP][20] ([fdo#109271] / [i915#3323]) [20]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-apl3/igt@gem_userptr_blits@dmabuf-sync.html - shard-skl: NOTRUN -> [SKIP][21] ([fdo#109271] / [i915#3323]) [21]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-skl8/igt@gem_userptr_blits@dmabuf-sync.html * igt@gem_userptr_blits@input-checking: - shard-snb: NOTRUN -> [DMESG-WARN][22] ([i915#3002]) [22]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-snb6/igt@gem_userptr_blits@input-checking.html * igt@gem_workarounds@suspend-resume-context: - shard-tglb: [PASS][23] -> [INCOMPLETE][24] ([i915#456]) [23]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-tglb2/igt@gem_workarounds@suspend-resume-context.html [24]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-tglb7/igt@gem_workarounds@suspend-resume-context.html * igt@i915_pm_dc@dc6-psr: - shard-iclb: [PASS][25] -> [FAIL][26] ([i915#454]) [25]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-iclb2/igt@i915_pm_dc@dc6-psr.html [26]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-iclb3/igt@i915_pm_dc@dc6-psr.html - shard-skl: NOTRUN -> [FAIL][27] ([i915#454]) [27]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-skl8/igt@i915_pm_dc@dc6-psr.html * igt@i915_query@query-topology-known-pci-ids: - shard-tglb: NOTRUN -> [SKIP][28] ([fdo#109303]) [28]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-tglb6/igt@i915_query@query-topology-known-pci-ids.html * igt@kms_big_fb@x-tiled-max-hw-stride-32bpp-rotate-0-hflip: - shard-apl: NOTRUN -> [SKIP][29] ([fdo#109271] / [i915#3777]) [29]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-apl3/igt@kms_big_fb@x-tiled-max-hw-stride-32bpp-rotate-0-hflip.html - shard-skl: NOTRUN -> [SKIP][30] ([fdo#109271] / [i915#3777]) [30]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-skl8/igt@kms_big_fb@x-tiled-max-hw-stride-32bpp-rotate-0-hflip.html * igt@kms_big_fb@y-tiled-8bpp-rotate-90: - shard-tglb: NOTRUN -> [SKIP][31] ([fdo#111614]) [31]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-tglb3/igt@kms_big_fb@y-tiled-8bpp-rotate-90.html * igt@kms_big_fb@y-tiled-max-hw-stride-64bpp-rotate-180-hflip: - shard-kbl: NOTRUN -> [SKIP][32] ([fdo#109271] / [i915#3777]) [32]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-kbl6/igt@kms_big_fb@y-tiled-max-hw-stride-64bpp-rotate-180-hflip.html * igt@kms_big_fb@yf-tiled-max-hw-stride-32bpp-rotate-0-async-flip: - shard-skl: NOTRUN -> [FAIL][33] ([i915#3722]) [33]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-skl8/igt@kms_big_fb@yf-tiled-max-hw-stride-32bpp-rotate-0-async-flip.html * igt@kms_big_fb@yf-tiled-max-hw-stride-64bpp-rotate-0-hflip: - shard-tglb: NOTRUN -> [SKIP][34] ([fdo#111615]) +1 similar issue [34]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-tglb1/igt@kms_big_fb@yf-tiled-max-hw-stride-64bpp-rotate-0-hflip.html * igt@kms_ccs@pipe-a-bad-aux-stride-y_tiled_gen12_mc_ccs: - shard-tglb: NOTRUN -> [SKIP][35] ([i915#3689] / [i915#3886]) [35]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-tglb3/igt@kms_ccs@pipe-a-bad-aux-stride-y_tiled_gen12_mc_ccs.html * igt@kms_ccs@pipe-b-bad-rotation-90-y_tiled_gen12_mc_ccs: - shard-kbl: NOTRUN -> [SKIP][36] ([fdo#109271] / [i915#3886]) +11 similar issues [36]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-kbl3/igt@kms_ccs@pipe-b-bad-rotation-90-y_tiled_gen12_mc_ccs.html * igt@kms_ccs@pipe-b-ccs-on-another-bo-y_tiled_gen12_mc_ccs: - shard-skl: NOTRUN -> [SKIP][37] ([fdo#109271] / [i915#3886]) +2 similar issues [37]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-skl8/igt@kms_ccs@pipe-b-ccs-on-another-bo-y_tiled_gen12_mc_ccs.html - shard-apl: NOTRUN -> [SKIP][38] ([fdo#109271] / [i915#3886]) +8 similar issues [38]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-apl3/igt@kms_ccs@pipe-b-ccs-on-another-bo-y_tiled_gen12_mc_ccs.html * igt@kms_ccs@pipe-c-ccs-on-another-bo-y_tiled_gen12_rc_ccs: - shard-iclb: NOTRUN -> [SKIP][39] ([fdo#109278]) [39]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-iclb7/igt@kms_ccs@pipe-c-ccs-on-another-bo-y_tiled_gen12_rc_ccs.html * igt@kms_ccs@pipe-d-missing-ccs-buffer-yf_tiled_ccs: - shard-tglb: NOTRUN -> [SKIP][40] ([i915#3689]) +5 similar issues [40]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-tglb1/igt@kms_ccs@pipe-d-missing-ccs-buffer-yf_tiled_ccs.html * igt@kms_chamelium@hdmi-edid-read: - shard-tglb: NOTRUN -> [SKIP][41] ([fdo#109284] / [fdo#111827]) +6 similar issues [41]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-tglb1/igt@kms_chamelium@hdmi-edid-read.html * igt@kms_chamelium@hdmi-mode-timings: - shard-snb: NOTRUN -> [SKIP][42] ([fdo#109271] / [fdo#111827]) +11 similar issues [42]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-snb7/igt@kms_chamelium@hdmi-mode-timings.html * igt@kms_chamelium@vga-edid-read: - shard-apl: NOTRUN -> [SKIP][43] ([fdo#109271] / [fdo#111827]) +12 similar issues [43]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-apl2/igt@kms_chamelium@vga-edid-read.html * igt@kms_chamelium@vga-hpd-for-each-pipe: - shard-kbl: NOTRUN -> [SKIP][44] ([fdo#109271] / [fdo#111827]) +10 similar issues [44]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-kbl3/igt@kms_chamelium@vga-hpd-for-each-pipe.html * igt@kms_color_chamelium@pipe-b-ctm-max: - shard-skl: NOTRUN -> [SKIP][45] ([fdo#109271] / [fdo#111827]) +3 similar issues [45]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-skl8/igt@kms_color_chamelium@pipe-b-ctm-max.html * igt@kms_content_protection@atomic-dpms: - shard-apl: NOTRUN -> [TIMEOUT][46] ([i915#1319]) [46]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-apl3/igt@kms_content_protection@atomic-dpms.html * igt@kms_content_protection@dp-mst-type-0: - shard-tglb: NOTRUN -> [SKIP][47] ([i915#3116]) [47]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-tglb6/igt@kms_content_protection@dp-mst-type-0.html * igt@kms_content_protection@legacy: - shard-iclb: NOTRUN -> [SKIP][48] ([fdo#109300] / [fdo#111066]) [48]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-iclb7/igt@kms_content_protection@legacy.html - shard-kbl: NOTRUN -> [TIMEOUT][49] ([i915#1319]) +1 similar issue [49]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-kbl6/igt@kms_content_protection@legacy.html * igt@kms_cursor_crc@pipe-c-cursor-32x32-sliding: - shard-tglb: NOTRUN -> [SKIP][50] ([i915#3319]) [50]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-tglb6/igt@kms_cursor_crc@pipe-c-cursor-32x32-sliding.html * igt@kms_cursor_crc@pipe-c-cursor-512x512-random: - shard-skl: NOTRUN -> [SKIP][51] ([fdo#109271]) +43 similar issues [51]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-skl8/igt@kms_cursor_crc@pipe-c-cursor-512x512-random.html * igt@kms_cursor_crc@pipe-c-cursor-suspend: - shard-apl: [PASS][52] -> [DMESG-WARN][53] ([i915#180]) +1 similar issue [52]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-apl8/igt@kms_cursor_crc@pipe-c-cursor-suspend.html [53]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-apl1/igt@kms_cursor_crc@pipe-c-cursor-suspend.html * igt@kms_cursor_crc@pipe-d-cursor-512x512-sliding: - shard-tglb: NOTRUN -> [SKIP][54] ([fdo#109279] / [i915#3359]) +1 similar issue [54]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-tglb6/igt@kms_cursor_crc@pipe-d-cursor-512x512-sliding.html * igt@kms_cursor_crc@pipe-d-cursor-max-size-rapid-movement: - shard-tglb: NOTRUN -> [SKIP][55] ([i915#3359]) +3 similar issues [55]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-tglb6/igt@kms_cursor_crc@pipe-d-cursor-max-size-rapid-movement.html * igt@kms_cursor_crc@pipe-d-cursor-suspend: - shard-tglb: [PASS][56] -> [INCOMPLETE][57] ([i915#4211]) [56]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-tglb8/igt@kms_cursor_crc@pipe-d-cursor-suspend.html [57]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-tglb7/igt@kms_cursor_crc@pipe-d-cursor-suspend.html * igt@kms_fbcon_fbt@fbc-suspend: - shard-apl: [PASS][58] -> [INCOMPLETE][59] ([i915#180] / [i915#1982]) [58]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-apl1/igt@kms_fbcon_fbt@fbc-suspend.html [59]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-apl1/igt@kms_fbcon_fbt@fbc-suspend.html * igt@kms_flip@flip-vs-expired-vblank-interruptible@b-edp1: - shard-skl: [PASS][60] -> [FAIL][61] ([i915#79]) [60]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-skl10/igt@kms_flip@flip-vs-expired-vblank-interruptible@b-edp1.html [61]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-skl5/igt@kms_flip@flip-vs-expired-vblank-interruptible@b-edp1.html * igt@kms_flip@plain-flip-ts-check-interruptible@b-edp1: - shard-skl: [PASS][62] -> [FAIL][63] ([i915#2122]) [62]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-skl7/igt@kms_flip@plain-flip-ts-check-interruptible@b-edp1.html [63]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-skl10/igt@kms_flip@plain-flip-ts-check-interruptible@b-edp1.html * igt@kms_frontbuffer_tracking@psr-2p-pri-indfb-multidraw: - shard-apl: NOTRUN -> [SKIP][64] ([fdo#109271]) +142 similar issues [64]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-apl7/igt@kms_frontbuffer_tracking@psr-2p-pri-indfb-multidraw.html * igt@kms_frontbuffer_tracking@psr-2p-scndscrn-cur-indfb-move: - shard-tglb: NOTRUN -> [SKIP][65] ([fdo#111825]) +18 similar issues [65]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-tglb6/igt@kms_frontbuffer_tracking@psr-2p-scndscrn-cur-indfb-move.html * igt@kms_plane@plane-panning-bottom-right-suspend@pipe-b-planes: - shard-kbl: [PASS][66] -> [DMESG-WARN][67] ([i915#180]) +3 similar issues [66]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-kbl2/igt@kms_plane@plane-panning-bottom-right-suspend@pipe-b-planes.html [67]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-kbl1/igt@kms_plane@plane-panning-bottom-right-suspend@pipe-b-planes.html * igt@kms_plane_alpha_blend@pipe-a-alpha-opaque-fb: - shard-apl: NOTRUN -> [FAIL][68] ([fdo#108145] / [i915#265]) [68]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-apl7/igt@kms_plane_alpha_blend@pipe-a-alpha-opaque-fb.html * igt@kms_plane_alpha_blend@pipe-a-constant-alpha-min: - shard-skl: NOTRUN -> [FAIL][69] ([fdo#108145] / [i915#265]) [69]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-skl8/igt@kms_plane_alpha_blend@pipe-a-constant-alpha-min.html * igt@kms_plane_alpha_blend@pipe-b-alpha-7efc: - shard-kbl: NOTRUN -> [FAIL][70] ([fdo#108145] / [i915#265]) +1 similar issue [70]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-kbl2/igt@kms_plane_alpha_blend@pipe-b-alpha-7efc.html * igt@kms_plane_alpha_blend@pipe-b-coverage-7efc: - shard-skl: [PASS][71] -> [FAIL][72] ([fdo#108145] / [i915#265]) [71]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-skl1/igt@kms_plane_alpha_blend@pipe-b-coverage-7efc.html [72]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-skl3/igt@kms_plane_alpha_blend@pipe-b-coverage-7efc.html * igt@kms_plane_lowres@pipe-d-tiling-x: - shard-tglb: NOTRUN -> [SKIP][73] ([i915#3536]) [73]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-tglb1/igt@kms_plane_lowres@pipe-d-tiling-x.html * igt@kms_psr2_sf@overlay-plane-update-sf-dmg-area-1: - shard-tglb: NOTRUN -> [SKIP][74] ([i915#2920]) [74]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-tglb1/igt@kms_psr2_sf@overlay-plane-update-sf-dmg-area-1.html * igt@kms_psr2_sf@plane-move-sf-dmg-area-0: - shard-apl: NOTRUN -> [SKIP][75] ([fdo#109271] / [i915#658]) +2 similar issues [75]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-apl7/igt@kms_psr2_sf@plane-move-sf-dmg-area-0.html * igt@kms_psr2_sf@primary-plane-update-sf-dmg-area-5: - shard-kbl: NOTRUN -> [SKIP][76] ([fdo#109271] / [i915#658]) +1 similar issue [76]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-kbl6/igt@kms_psr2_sf@primary-plane-update-sf-dmg-area-5.html * igt@kms_psr@cursor_plane_onoff: - shard-kbl: NOTRUN -> [SKIP][77] ([fdo#109271]) +143 similar issues [77]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-kbl3/igt@kms_psr@cursor_plane_onoff.html * igt@kms_psr@psr2_cursor_mmap_cpu: - shard-iclb: [PASS][78] -> [SKIP][79] ([fdo#109441]) +2 similar issues [78]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-iclb2/igt@kms_psr@psr2_cursor_mmap_cpu.html [79]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-iclb5/igt@kms_psr@psr2_cursor_mmap_cpu.html * igt@kms_psr@psr2_dpms: - shard-tglb: NOTRUN -> [FAIL][80] ([i915#132] / [i915#3467]) [80]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-tglb6/igt@kms_psr@psr2_dpms.html * igt@kms_setmode@basic: - shard-snb: NOTRUN -> [FAIL][81] ([i915#31]) [81]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-snb2/igt@kms_setmode@basic.html * igt@kms_vblank@pipe-a-ts-continuation-dpms-suspend: - shard-skl: NOTRUN -> [INCOMPLETE][82] ([i915#146] / [i915#198]) [82]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-skl3/igt@kms_vblank@pipe-a-ts-continuation-dpms-suspend.html * igt@kms_vblank@pipe-b-ts-continuation-suspend: - shard-skl: [PASS][83] -> [INCOMPLETE][84] ([i915#146] / [i915#198] / [i915#2828]) [83]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-skl10/igt@kms_vblank@pipe-b-ts-continuation-suspend.html [84]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-skl5/igt@kms_vblank@pipe-b-ts-continuation-suspend.html * igt@kms_writeback@writeback-check-output: - shard-apl: NOTRUN -> [SKIP][85] ([fdo#109271] / [i915#2437]) [85]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-apl7/igt@kms_writeback@writeback-check-output.html - shard-kbl: NOTRUN -> [SKIP][86] ([fdo#109271] / [i915#2437]) [86]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-kbl3/igt@kms_writeback@writeback-check-output.html * igt@nouveau_crc@pipe-a-source-outp-inactive: - shard-tglb: NOTRUN -> [SKIP][87] ([i915#2530]) [87]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-tglb6/igt@nouveau_crc@pipe-a-source-outp-inactive.html * igt@perf@blocking: - shard-skl: [PASS][88] -> [FAIL][89] ([i915#1542]) [88]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-skl10/igt@perf@blocking.html [89]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-skl5/igt@perf@blocking.html * igt@prime_nv_api@i915_self_import: - shard-tglb: NOTRUN -> [SKIP][90] ([fdo#109291]) [90]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-tglb6/igt@prime_nv_api@i915_self_import.html * igt@sysfs_clients@sema-50: - shard-kbl: NOTRUN -> [SKIP][91] ([fdo#109271] / [i915#2994]) [91]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-kbl3/igt@sysfs_clients@sema-50.html - shard-apl: NOTRUN -> [SKIP][92] ([fdo#109271] / [i915#2994]) [92]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-apl7/igt@sysfs_clients@sema-50.html - shard-skl: NOTRUN -> [SKIP][93] ([fdo#109271] / [i915#2994]) [93]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-skl7/igt@sysfs_clients@sema-50.html #### Possible fixes #### * igt@feature_discovery@psr2: - shard-iclb: [SKIP][94] ([i915#658]) -> [PASS][95] [94]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-iclb6/igt@feature_discovery@psr2.html [95]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-iclb2/igt@feature_discovery@psr2.html * igt@gem_eio@in-flight-contexts-10ms: - shard-tglb: [TIMEOUT][96] ([i915#3063]) -> [PASS][97] [96]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-tglb8/igt@gem_eio@in-flight-contexts-10ms.html [97]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-tglb5/igt@gem_eio@in-flight-contexts-10ms.html * igt@gem_eio@unwedge-stress: - shard-tglb: [TIMEOUT][98] ([i915#2369] / [i915#3063] / [i915#3648]) -> [PASS][99] [98]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-tglb8/igt@gem_eio@unwedge-stress.html [99]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-tglb7/igt@gem_eio@unwedge-stress.html * igt@gem_exec_fair@basic-flow@rcs0: - shard-tglb: [FAIL][100] ([i915#2842]) -> [PASS][101] [100]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-tglb2/igt@gem_exec_fair@basic-flow@rcs0.html [101]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-tglb6/igt@gem_exec_fair@basic-flow@rcs0.html * igt@gem_exec_fair@basic-throttle@rcs0: - shard-kbl: [FAIL][102] ([i915#2842]) -> [PASS][103] [102]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-kbl6/igt@gem_exec_fair@basic-throttle@rcs0.html [103]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-kbl6/igt@gem_exec_fair@basic-throttle@rcs0.html * igt@gen9_exec_parse@allowed-single: - shard-skl: [DMESG-WARN][104] ([i915#1436] / [i915#716]) -> [PASS][105] [104]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-skl1/igt@gen9_exec_parse@allowed-single.html [105]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-skl3/igt@gen9_exec_parse@allowed-single.html * igt@i915_pm_dc@dc9-dpms: - shard-iclb: [FAIL][106] -> [PASS][107] [106]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-iclb8/igt@i915_pm_dc@dc9-dpms.html [107]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-iclb6/igt@i915_pm_dc@dc9-dpms.html * igt@i915_pm_rpm@system-suspend-modeset: - shard-tglb: [INCOMPLETE][108] ([i915#2411] / [i915#456]) -> [PASS][109] +1 similar issue [108]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-tglb7/igt@i915_pm_rpm@system-suspend-modeset.html [109]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-tglb3/igt@i915_pm_rpm@system-suspend-modeset.html * igt@i915_selftest@live@late_gt_pm: - shard-skl: [INCOMPLETE][110] ([i915#198]) -> [PASS][111] [110]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-skl8/igt@i915_selftest@live@late_gt_pm.html [111]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-skl6/igt@i915_selftest@live@late_gt_pm.html * igt@kms_cursor_crc@pipe-a-cursor-suspend: - shard-kbl: [DMESG-WARN][112] ([i915#180]) -> [PASS][113] +5 similar issues [112]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-kbl4/igt@kms_cursor_crc@pipe-a-cursor-suspend.html [113]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-kbl3/igt@kms_cursor_crc@pipe-a-cursor-suspend.html * igt@kms_cursor_legacy@flip-vs-cursor-atomic-transitions: - shard-skl: [FAIL][114] ([i915#2346]) -> [PASS][115] [114]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-skl8/igt@kms_cursor_legacy@flip-vs-cursor-atomic-transitions.html [115]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-skl6/igt@kms_cursor_legacy@flip-vs-cursor-atomic-transitions.html * igt@kms_flip_scaled_crc@flip-32bpp-ytile-to-32bpp-ytileccs: - shard-iclb: [SKIP][116] ([i915#3701]) -> [PASS][117] [116]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-iclb2/igt@kms_flip_scaled_crc@flip-32bpp-ytile-to-32bpp-ytileccs.html [117]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-iclb5/igt@kms_flip_scaled_crc@flip-32bpp-ytile-to-32bpp-ytileccs.html * igt@kms_hdr@bpc-switch-suspend: - shard-tglb: [INCOMPLETE][118] ([i915#1373] / [i915#2828]) -> [PASS][119] [118]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-tglb7/igt@kms_hdr@bpc-switch-suspend.html [119]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-tglb1/igt@kms_hdr@bpc-switch-suspend.html * igt@kms_pipe_crc_basic@suspend-read-crc-pipe-a: - shard-apl: [DMESG-WARN][120] ([i915#180]) -> [PASS][121] [120]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-apl1/igt@kms_pipe_crc_basic@suspend-read-crc-pipe-a.html [121]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-apl2/igt@kms_pipe_crc_basic@suspend-read-crc-pipe-a.html * igt@kms_psr2_su@frontbuffer: - shard-iclb: [SKIP][122] ([fdo#109642] / [fdo#111068] / [i915#658]) -> [PASS][123] [122]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-iclb6/igt@kms_psr2_su@frontbuffer.html [123]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-iclb2/igt@kms_psr2_su@frontbuffer.html * igt@perf@polling-parameterized: - shard-tglb: [FAIL][124] ([i915#1542]) -> [PASS][125] [124]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-tglb5/igt@perf@polling-parameterized.html [125]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-tglb8/igt@perf@polling-parameterized.html #### Warnings #### * igt@i915_pm_rc6_residency@rc6-fence: - shard-iclb: [WARN][126] ([i915#1804] / [i915#2684]) -> [WARN][127] ([i915#2684]) +1 similar issue [126]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-iclb7/igt@i915_pm_rc6_residency@rc6-fence.html [127]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-iclb5/igt@i915_pm_rc6_residency@rc6-fence.html * igt@kms_psr2_sf@overlay-plane-update-sf-dmg-area-5: - shard-iclb: [SKIP][128] ([i915#2920]) -> [SKIP][129] ([i915#658]) +2 similar issues [128]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-iclb2/igt@kms_psr2_sf@overlay-plane-update-sf-dmg-area-5.html [129]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-iclb5/igt@kms_psr2_sf@overlay-plane-update-sf-dmg-area-5.html * igt@kms_psr2_sf@primary-plane-update-sf-dmg-area-2: - shard-iclb: [SKIP][130] ([i915#658]) -> [SKIP][131] ([i915#2920]) +1 similar issue [130]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-iclb4/igt@kms_psr2_sf@primary-plane-update-sf-dmg-area-2.html [131]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-iclb2/igt@kms_psr2_sf@primary-plane-update-sf-dmg-area-2.html * igt@runner@aborted: - shard-kbl: ([FAIL][132], [FAIL][133], [FAIL][134], [FAIL][135], [FAIL][136], [FAIL][137], [FAIL][138], [FAIL][139], [FAIL][140], [FAIL][141], [FAIL][142]) ([fdo#109271] / [i915#1436] / [i915#180] / [i915#1814] / [i915#3002] / [i915#3363] / [i915#602] / [i915#92]) -> ([FAIL][143], [FAIL][144], [FAIL][145], [FAIL][146], [FAIL][147], [FAIL][148], [FAIL][149], [FAIL][150]) ([i915#1436] / [i915#180] / [i915#1814] / [i915#3002] / [i915#3363] / [i915#92]) [132]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-kbl6/igt@runner@aborted.html [133]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-kbl7/igt@runner@aborted.html [134]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-kbl6/igt@runner@aborted.html [135]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-kbl4/igt@runner@aborted.html [136]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-kbl6/igt@runner@aborted.html [137]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-kbl6/igt@runner@aborted.html [138]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-kbl4/igt@runner@aborted.html [139]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-kbl4/igt@runner@aborted.html [140]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-kbl4/igt@runner@aborted.html [141]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-kbl1/igt@runner@aborted.html [142]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10683/shard-kbl1/igt@runner@aborted.html [143]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-kbl7/igt@runner@aborted.html [144]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-kbl6/igt@runner@aborted.html [145]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-kbl7/igt@runner@aborted.html [146]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-kbl7/igt@runner@aborted.html [147]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-kbl4/igt@runner@aborted.html [148]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/shard-kbl7/igt@runner@aborted.html [149]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/sha == Logs == For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21248/index.html [-- Attachment #2: Type: text/html, Size: 34032 bytes --] ^ permalink raw reply [flat|nested] 12+ messages in thread
end of thread, other threads:[~2021-10-13 16:04 UTC | newest] Thread overview: 12+ messages (download: mbox.gz / follow: Atom feed) -- links below jump to the message on this page -- 2021-10-05 11:31 [PATCH] drm/i915: Handle Intel igfx + Intel dgfx hybrid graphics setup Tvrtko Ursulin 2021-10-05 11:31 ` [Intel-gfx] " Tvrtko Ursulin 2021-10-05 13:05 ` Thomas Hellström 2021-10-05 13:05 ` [Intel-gfx] " Thomas Hellström 2021-10-05 14:55 ` Tvrtko Ursulin 2021-10-05 14:55 ` [Intel-gfx] " Tvrtko Ursulin 2021-10-13 12:06 ` Daniel Vetter 2021-10-13 12:06 ` [Intel-gfx] " Daniel Vetter 2021-10-13 16:02 ` Tvrtko Ursulin 2021-10-13 16:02 ` [Intel-gfx] " Tvrtko Ursulin 2021-10-05 13:26 ` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Handle Intel igfx + Intel dgfx hybrid graphics setup (rev3) Patchwork 2021-10-05 17:34 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.