From: Alistair Francis <alistair.francis@wdc.com> To: qemu-devel@nongnu.org, qemu-riscv@nongnu.org Cc: weiying_hou@outlook.com, Ethan.Lee.QNL@gmail.com, alistair.francis@wdc.com, alistair23@gmail.com, palmer@dabbelt.com, bmeng.cn@gmail.com, camiyoru@gmail.com Subject: [PATCH v1 8/8] target/riscv: Add ePMP support for the Ibex CPU Date: Fri, 2 Apr 2021 08:48:31 -0400 [thread overview] Message-ID: <169e1a3c65731c9ee5be4d0c394d53d0d8b2655d.1617367533.git.alistair.francis@wdc.com> (raw) In-Reply-To: <cover.1617367533.git.alistair.francis@wdc.com> The physical Ibex CPU has ePMP support and it's enabled for the OpenTitan machine so let's enable ePMP support for the Ibex CPU in QEMU. Signed-off-by: Alistair Francis <alistair.francis@wdc.com> --- target/riscv/cpu.c | 1 + 1 file changed, 1 insertion(+) diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c index d665681f90..244066a6fc 100644 --- a/target/riscv/cpu.c +++ b/target/riscv/cpu.c @@ -202,6 +202,7 @@ static void rv32_ibex_cpu_init(Object *obj) set_misa(env, RV32 | RVI | RVM | RVC | RVU); set_priv_version(env, PRIV_VERSION_1_10_0); qdev_prop_set_bit(DEVICE(obj), "mmu", false); + qdev_prop_set_bit(DEVICE(obj), "x-epmp", true); } static void rv32_imafcu_nommu_cpu_init(Object *obj) -- 2.31.0
WARNING: multiple messages have this Message-ID (diff)
From: Alistair Francis <alistair.francis@wdc.com> To: qemu-devel@nongnu.org, qemu-riscv@nongnu.org Cc: bmeng.cn@gmail.com, palmer@dabbelt.com, alistair.francis@wdc.com, alistair23@gmail.com, Ethan.Lee.QNL@gmail.com, weiying_hou@outlook.com, camiyoru@gmail.com Subject: [PATCH v1 8/8] target/riscv: Add ePMP support for the Ibex CPU Date: Fri, 2 Apr 2021 08:48:31 -0400 [thread overview] Message-ID: <169e1a3c65731c9ee5be4d0c394d53d0d8b2655d.1617367533.git.alistair.francis@wdc.com> (raw) In-Reply-To: <cover.1617367533.git.alistair.francis@wdc.com> The physical Ibex CPU has ePMP support and it's enabled for the OpenTitan machine so let's enable ePMP support for the Ibex CPU in QEMU. Signed-off-by: Alistair Francis <alistair.francis@wdc.com> --- target/riscv/cpu.c | 1 + 1 file changed, 1 insertion(+) diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c index d665681f90..244066a6fc 100644 --- a/target/riscv/cpu.c +++ b/target/riscv/cpu.c @@ -202,6 +202,7 @@ static void rv32_ibex_cpu_init(Object *obj) set_misa(env, RV32 | RVI | RVM | RVC | RVU); set_priv_version(env, PRIV_VERSION_1_10_0); qdev_prop_set_bit(DEVICE(obj), "mmu", false); + qdev_prop_set_bit(DEVICE(obj), "x-epmp", true); } static void rv32_imafcu_nommu_cpu_init(Object *obj) -- 2.31.0
next prev parent reply other threads:[~2021-04-02 12:58 UTC|newest] Thread overview: 36+ messages / expand[flat|nested] mbox.gz Atom feed top 2021-04-02 12:47 [PATCH v1 0/8] RISC-V: Add support for ePMP v0.9.1 Alistair Francis 2021-04-02 12:47 ` Alistair Francis 2021-04-02 12:47 ` [PATCH v1 1/8] target/riscv: Fix the PMP is locked check when using TOR Alistair Francis 2021-04-02 12:47 ` Alistair Francis 2021-04-08 9:25 ` Bin Meng 2021-04-08 9:25 ` Bin Meng 2021-04-02 12:47 ` [PATCH v1 2/8] target/riscv: Define ePMP mseccfg Alistair Francis 2021-04-02 12:47 ` Alistair Francis 2021-04-07 14:24 ` Bin Meng 2021-04-07 14:24 ` Bin Meng 2021-04-02 12:47 ` [PATCH v1 3/8] target/riscv: Add the ePMP feature Alistair Francis 2021-04-02 12:47 ` Alistair Francis 2021-04-07 14:24 ` Bin Meng 2021-04-07 14:24 ` Bin Meng 2021-04-02 12:47 ` [PATCH v1 4/8] target/riscv: Add ePMP CSR access functions Alistair Francis 2021-04-02 12:47 ` Alistair Francis 2021-04-08 12:57 ` Bin Meng 2021-04-08 12:57 ` Bin Meng 2021-04-02 12:48 ` [PATCH v1 5/8] target/riscv: Implementation of enhanced PMP (ePMP) Alistair Francis 2021-04-02 12:48 ` Alistair Francis 2021-04-09 4:24 ` Bin Meng 2021-04-09 4:24 ` Bin Meng 2021-04-11 23:03 ` Alistair Francis 2021-04-11 23:03 ` Alistair Francis 2021-04-02 12:48 ` [PATCH v1 6/8] target/riscv: Add a config option for ePMP Alistair Francis 2021-04-02 12:48 ` Alistair Francis 2021-04-07 14:28 ` Bin Meng 2021-04-07 14:28 ` Bin Meng 2021-04-02 12:48 ` [PATCH v1 7/8] target/riscv/pmp: Remove outdated comment Alistair Francis 2021-04-02 12:48 ` Alistair Francis 2021-04-07 14:28 ` Bin Meng 2021-04-07 14:28 ` Bin Meng 2021-04-02 12:48 ` Alistair Francis [this message] 2021-04-02 12:48 ` [PATCH v1 8/8] target/riscv: Add ePMP support for the Ibex CPU Alistair Francis 2021-04-07 14:28 ` Bin Meng 2021-04-07 14:28 ` Bin Meng
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=169e1a3c65731c9ee5be4d0c394d53d0d8b2655d.1617367533.git.alistair.francis@wdc.com \ --to=alistair.francis@wdc.com \ --cc=Ethan.Lee.QNL@gmail.com \ --cc=alistair23@gmail.com \ --cc=bmeng.cn@gmail.com \ --cc=camiyoru@gmail.com \ --cc=palmer@dabbelt.com \ --cc=qemu-devel@nongnu.org \ --cc=qemu-riscv@nongnu.org \ --cc=weiying_hou@outlook.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.