All of lore.kernel.org
 help / color / mirror / Atom feed
From: Cornelia Huck <cornelia.huck@de.ibm.com>
To: Frank Blaschka <blaschka@linux.vnet.ibm.com>
Cc: borntraeger@de.ibm.com,
	Frank Blaschka <frank.blaschka@de.ibm.com>,
	qemu-devel@nongnu.org
Subject: Re: [Qemu-devel] [PATCH 1/3 V3] s390: Add PCI bus support
Date: Fri, 9 Jan 2015 12:54:51 +0100	[thread overview]
Message-ID: <20150109125451.4b33a41d.cornelia.huck@de.ibm.com> (raw)
In-Reply-To: <1420790680-3266-2-git-send-email-blaschka@linux.vnet.ibm.com>

On Fri,  9 Jan 2015 09:04:38 +0100
Frank Blaschka <blaschka@linux.vnet.ibm.com> wrote:


> +static IOMMUTLBEntry s390_translate_iommu(MemoryRegion *iommu, hwaddr addr,
> +                                          bool is_write)
> +{
> +    uint64_t pte;
> +    uint32_t flags;
> +    S390PCIBusDevice *pbdev = container_of(iommu, S390PCIBusDevice, mr);
> +    S390pciState *s = S390_PCI_HOST_BRIDGE(pci_device_root_bus(pbdev->pdev)
> +                                           ->qbus.parent);
> +    IOMMUTLBEntry ret = {
> +        .target_as = &address_space_memory,
> +        .iova = 0,
> +        .translated_addr = 0,
> +        .addr_mask = ~(hwaddr)0,
> +        .perm = IOMMU_NONE,
> +    };
> +
> +    DPRINTF("iommu trans addr 0x%lx\n", addr);

This won't compile on 32 bit with debugging enabled (needs to be
PRIx64).

No need to resend the series, though; I've fixed up this and the other
occurence in this file (and the two in the inst code) since it is a
trivial change.

> +
> +    /* s390 does not have an APIC maped to main storage so we use
                                       ^
And while at it, I also fixed up this typo :)

> +     * a separate AddressSpace only for msix notifications
> +     */

  reply	other threads:[~2015-01-09 11:55 UTC|newest]

Thread overview: 18+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2015-01-09  8:04 [Qemu-devel] [PATCH 0/3 V3] add PCI support for the s390 platform Frank Blaschka
2015-01-09  8:04 ` [Qemu-devel] [PATCH 1/3 V3] s390: Add PCI bus support Frank Blaschka
2015-01-09 11:54   ` Cornelia Huck [this message]
2015-01-09  8:04 ` [Qemu-devel] [PATCH 2/3 V3] s390: implement pci instructions Frank Blaschka
2015-01-20  9:45   ` Markus Armbruster
2015-01-20 10:03     ` Cornelia Huck
2015-01-20 12:33       ` Markus Armbruster
2015-01-20 12:56         ` Markus Armbruster
2015-01-20 14:20           ` Frank Blaschka
2015-01-20 20:24             ` Markus Armbruster
2015-01-21 11:54               ` Markus Armbruster
2015-01-21 13:12                 ` Peter Maydell
2015-01-21 13:41                   ` Markus Armbruster
2015-01-21 14:41                     ` Peter Maydell
2015-01-21 15:32                     ` Paolo Bonzini
2015-01-21  9:49         ` Cornelia Huck
2015-01-09  8:04 ` [Qemu-devel] [PATCH 3/3 V3] kvm: extend kvm_irqchip_add_msi_route to work on s390 Frank Blaschka
2015-01-09 11:59 ` [Qemu-devel] [PATCH 0/3 V3] add PCI support for the s390 platform Cornelia Huck

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20150109125451.4b33a41d.cornelia.huck@de.ibm.com \
    --to=cornelia.huck@de.ibm.com \
    --cc=blaschka@linux.vnet.ibm.com \
    --cc=borntraeger@de.ibm.com \
    --cc=frank.blaschka@de.ibm.com \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.