* [PATCH v2 3/5] ARM: Alpine: smp support
@ 2015-01-31 8:32 Tsahee Zidenberg
2015-01-31 10:42 ` Russell King - ARM Linux
0 siblings, 1 reply; 3+ messages in thread
From: Tsahee Zidenberg @ 2015-01-31 8:32 UTC (permalink / raw)
To: linux-arm-kernel
This patch introduces support for waking up secondary CPU cores on
Alpine platform.
Signed-off-by: Barak Wasserstrom <barak@annapurnalabs.com>
Signed-off-by: Tsahee Zidenberg <tsahee@annapurnalabs.com>
---
arch/arm/mach-alpine/Kconfig | 2 +
arch/arm/mach-alpine/Makefile | 1 +
arch/arm/mach-alpine/alpine_cpu_pm.c | 69 ++++++++++++++++++++++++++++++++
arch/arm/mach-alpine/alpine_cpu_pm.h | 26 ++++++++++++
arch/arm/mach-alpine/alpine_cpu_resume.h | 38 ++++++++++++++++++
arch/arm/mach-alpine/platsmp.c | 49 +++++++++++++++++++++++
6 files changed, 185 insertions(+)
create mode 100644 arch/arm/mach-alpine/alpine_cpu_pm.c
create mode 100644 arch/arm/mach-alpine/alpine_cpu_pm.h
create mode 100644 arch/arm/mach-alpine/alpine_cpu_resume.h
create mode 100644 arch/arm/mach-alpine/platsmp.c
diff --git a/arch/arm/mach-alpine/Kconfig b/arch/arm/mach-alpine/Kconfig
index 4548f32..fd5062a 100644
--- a/arch/arm/mach-alpine/Kconfig
+++ b/arch/arm/mach-alpine/Kconfig
@@ -4,5 +4,7 @@ config ARCH_ALPINE
select ARM_GIC
select GENERIC_IRQ_CHIP
select HAVE_ARM_ARCH_TIMER
+ select HAVE_SMP
+ select MFD_SYSCON
help
This enables support for the Annapurna Labs Alpine V1 boards.
diff --git a/arch/arm/mach-alpine/Makefile b/arch/arm/mach-alpine/Makefile
index 8ba9e99..fad7a68 100644
--- a/arch/arm/mach-alpine/Makefile
+++ b/arch/arm/mach-alpine/Makefile
@@ -3,3 +3,4 @@
#
obj-y += alpine_machine.o
+obj-$(CONFIG_SMP) += platsmp.o alpine_cpu_pm.o
diff --git a/arch/arm/mach-alpine/alpine_cpu_pm.c b/arch/arm/mach-alpine/alpine_cpu_pm.c
new file mode 100644
index 0000000..95e4d13
--- /dev/null
+++ b/arch/arm/mach-alpine/alpine_cpu_pm.c
@@ -0,0 +1,69 @@
+/*
+ * Low-level power-management support for Alpine platform.
+ *
+ * Copyright (C) 2015 Annapurna Labs Ltd.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include <linux/of.h>
+#include <linux/of_address.h>
+#include <linux/regmap.h>
+#include <linux/mfd/syscon.h>
+
+#include <asm/io.h>
+
+#include "alpine_cpu_pm.h"
+#include "alpine_cpu_resume.h"
+
+/* NB registers */
+#define AL_SYSFAB_POWER_CONTROL(cpu) (0x2000 + (cpu)*0x100 + 0x20)
+
+static struct regmap *al_sysfabric;
+static struct al_cpu_resume_regs __iomem *al_cpu_resume_regs;
+static int wakeup_supported;
+
+int alpine_cpu_wakeup(unsigned int phys_cpu, uint32_t phys_resume_addr)
+{
+ if (!wakeup_supported)
+ return -ENOSYS;
+
+ /* Set CPU resume address -
+ * secure firmware running on boot will jump to this address
+ * after setting proper CPU mode, and initialiing e.g. secure regs
+ * (the same mode all CPUs are booted to - usually HYP) */
+ writel(phys_resume_addr,
+ &al_cpu_resume_regs->per_cpu[phys_cpu].resume_addr);
+
+ /* Power-up the CPU */
+ regmap_write(al_sysfabric, AL_SYSFAB_POWER_CONTROL(phys_cpu), 0);
+
+ return 0;
+}
+
+void __init alpine_cpu_pm_init(void)
+{
+ struct device_node *np;
+ uint32_t watermark;
+
+ al_sysfabric = syscon_regmap_lookup_by_compatible("al,alpine-sysfabric-service");
+
+ np = of_find_compatible_node(NULL, NULL, "al,alpine-cpu-resume");
+ al_cpu_resume_regs = of_iomap(np, 0);
+
+ wakeup_supported = (!IS_ERR(al_sysfabric)) && al_cpu_resume_regs;
+
+ if (wakeup_supported) {
+ watermark = readl(&al_cpu_resume_regs->watermark);
+ wakeup_supported = ((watermark & AL_CPU_RESUME_MAGIC_NUM_MASK)
+ == AL_CPU_RESUME_MAGIC_NUM);
+ }
+}
diff --git a/arch/arm/mach-alpine/alpine_cpu_pm.h b/arch/arm/mach-alpine/alpine_cpu_pm.h
new file mode 100644
index 0000000..4d32716
--- /dev/null
+++ b/arch/arm/mach-alpine/alpine_cpu_pm.h
@@ -0,0 +1,26 @@
+/*
+ * Low-level power-management support for Alpine platform.
+ *
+ * Copyright (C) 2015 Annapurna Labs Ltd.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#ifndef __ALPINE_CPU_PM_H__
+#define __ALPINE_CPU_PM_H__
+
+/* Alpine CPU Power Management Services Initialization */
+void __init alpine_cpu_pm_init(void);
+
+/* Wake-up a CPU */
+int alpine_cpu_wakeup(unsigned int phys_cpu, uint32_t phys_resume_addr);
+
+#endif /* __ALPINE_CPU_PM_H__ */
diff --git a/arch/arm/mach-alpine/alpine_cpu_resume.h b/arch/arm/mach-alpine/alpine_cpu_resume.h
new file mode 100644
index 0000000..c80150c
--- /dev/null
+++ b/arch/arm/mach-alpine/alpine_cpu_resume.h
@@ -0,0 +1,38 @@
+/*
+ * Annapurna labs cpu-resume register structure.
+ *
+ * Copyright (C) 2015 Annapurna Labs Ltd.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#ifndef ALPINE_CPU_RESUME_H_
+#define ALPINE_CPU_RESUME_H_
+
+/* Per-cpu regs */
+struct al_cpu_resume_regs_per_cpu {
+ uint32_t flags;
+ uint32_t resume_addr;
+};
+
+/* general regs */
+struct al_cpu_resume_regs {
+ /* Watermark for validating the CPU resume struct */
+ uint32_t watermark;
+ uint32_t flags;
+ struct al_cpu_resume_regs_per_cpu per_cpu[];
+};
+
+/* The expected magic number for validating the resume addresses */
+#define AL_CPU_RESUME_MAGIC_NUM 0xf0e1d200
+#define AL_CPU_RESUME_MAGIC_NUM_MASK 0xffffff00
+
+#endif /* ALPINE_CPU_RESUME_H_ */
diff --git a/arch/arm/mach-alpine/platsmp.c b/arch/arm/mach-alpine/platsmp.c
new file mode 100644
index 0000000..43b7641
--- /dev/null
+++ b/arch/arm/mach-alpine/platsmp.c
@@ -0,0 +1,49 @@
+/*
+ * SMP operations for Alpine platform.
+ *
+ * Copyright (C) 2015 Annapurna Labs Ltd.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include <linux/init.h>
+#include <linux/errno.h>
+#include <linux/io.h>
+#include <linux/of.h>
+
+#include <asm/smp_plat.h>
+
+#include "alpine_cpu_pm.h"
+
+int __cpuinit alpine_boot_secondary(unsigned int cpu, struct task_struct *idle)
+{
+ phys_addr_t addr;
+
+ addr = virt_to_phys(secondary_startup);
+
+ if (addr > (phys_addr_t)(uint32_t)(-1)) {
+ pr_err("FAIL: resume address over 32bit (%pa)", &addr);
+ return -EINVAL;
+ }
+
+ return alpine_cpu_wakeup(cpu_logical_map(cpu), (uint32_t)addr);
+}
+
+void __init alpine_smp_prepare_cpus(unsigned int max_cpus)
+{
+ alpine_cpu_pm_init();
+}
+
+struct smp_operations __initdata alpine_smp_ops = {
+ .smp_prepare_cpus = alpine_smp_prepare_cpus,
+ .smp_boot_secondary = alpine_boot_secondary,
+};
+CPU_METHOD_OF_DECLARE(alpine_smp, "al,alpine-smp", &alpine_smp_ops);
--
1.9.1
^ permalink raw reply related [flat|nested] 3+ messages in thread
* [PATCH v2 3/5] ARM: Alpine: smp support
2015-01-31 8:32 [PATCH v2 3/5] ARM: Alpine: smp support Tsahee Zidenberg
@ 2015-01-31 10:42 ` Russell King - ARM Linux
2015-01-31 20:11 ` Tsahee Zidenberg
0 siblings, 1 reply; 3+ messages in thread
From: Russell King - ARM Linux @ 2015-01-31 10:42 UTC (permalink / raw)
To: linux-arm-kernel
On Sat, Jan 31, 2015 at 10:32:29AM +0200, Tsahee Zidenberg wrote:
> +#include <linux/of.h>
> +#include <linux/of_address.h>
> +#include <linux/regmap.h>
> +#include <linux/mfd/syscon.h>
> +
> +#include <asm/io.h>
linux/io.h please.
> +
> +#include "alpine_cpu_pm.h"
> +#include "alpine_cpu_resume.h"
> +
> +/* NB registers */
> +#define AL_SYSFAB_POWER_CONTROL(cpu) (0x2000 + (cpu)*0x100 + 0x20)
> +
> +static struct regmap *al_sysfabric;
> +static struct al_cpu_resume_regs __iomem *al_cpu_resume_regs;
> +static int wakeup_supported;
> +
> +int alpine_cpu_wakeup(unsigned int phys_cpu, uint32_t phys_resume_addr)
> +{
> + if (!wakeup_supported)
> + return -ENOSYS;
> +
> + /* Set CPU resume address -
> + * secure firmware running on boot will jump to this address
> + * after setting proper CPU mode, and initialiing e.g. secure regs
> + * (the same mode all CPUs are booted to - usually HYP) */
Please stick to the kernel coding style:
/*
* Set CPU resume address -
* secure firmware running on boot will jump to this address
* after setting proper CPU mode, and initialiing e.g. secure regs
* (the same mode all CPUs are booted to - usually HYP)
*/
and you might as well move "regs" to the next line to even up the line
length between each line.
> + writel(phys_resume_addr,
> + &al_cpu_resume_regs->per_cpu[phys_cpu].resume_addr);
> +
> + /* Power-up the CPU */
> + regmap_write(al_sysfabric, AL_SYSFAB_POWER_CONTROL(phys_cpu), 0);
> +
> + return 0;
> +}
> +
> +void __init alpine_cpu_pm_init(void)
> +{
> + struct device_node *np;
> + uint32_t watermark;
> +
> + al_sysfabric = syscon_regmap_lookup_by_compatible("al,alpine-sysfabric-service");
> +
> + np = of_find_compatible_node(NULL, NULL, "al,alpine-cpu-resume");
What if "np" is NULL?
> + al_cpu_resume_regs = of_iomap(np, 0);
> +
> + wakeup_supported = (!IS_ERR(al_sysfabric)) && al_cpu_resume_regs;
wakeup_supported = !IS_ERR(al_sysfabric) && al_cpu_resume_regs;
is entirely sufficient - no need for additional parens.
> +
> + if (wakeup_supported) {
> + watermark = readl(&al_cpu_resume_regs->watermark);
> + wakeup_supported = ((watermark & AL_CPU_RESUME_MAGIC_NUM_MASK)
> + == AL_CPU_RESUME_MAGIC_NUM);
wakeup_supported = (watermark & AL_CPU_RESUME_MAGIC_NUM_MASK)
== AL_CPU_RESUME_MAGIC_NUM;
is also sufficient.
--
FTTC broadband for 0.8mile line: currently at 10.5Mbps down 400kbps up
according to speedtest.net.
^ permalink raw reply [flat|nested] 3+ messages in thread
* [PATCH v2 3/5] ARM: Alpine: smp support
2015-01-31 10:42 ` Russell King - ARM Linux
@ 2015-01-31 20:11 ` Tsahee Zidenberg
0 siblings, 0 replies; 3+ messages in thread
From: Tsahee Zidenberg @ 2015-01-31 20:11 UTC (permalink / raw)
To: linux-arm-kernel
On 31 January 2015 at 12:42, Russell King - ARM Linux
<linux@arm.linux.org.uk> wrote:
>
> On Sat, Jan 31, 2015 at 10:32:29AM +0200, Tsahee Zidenberg wrote:
> > +
> > + al_sysfabric = syscon_regmap_lookup_by_compatible("al,alpine-sysfabric-service");
> > +
> > + np = of_find_compatible_node(NULL, NULL, "al,alpine-cpu-resume");
>
> What if "np" is NULL?
Then of_iomap will return NULL, and wakeup_supported will be false.
(Thanks for your review! all other comments will be fixed)
>
> > + al_cpu_resume_regs = of_iomap(np, 0);
> > +
> > + wakeup_supported = (!IS_ERR(al_sysfabric)) && al_cpu_resume_regs;
^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2015-01-31 20:11 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2015-01-31 8:32 [PATCH v2 3/5] ARM: Alpine: smp support Tsahee Zidenberg
2015-01-31 10:42 ` Russell King - ARM Linux
2015-01-31 20:11 ` Tsahee Zidenberg
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.