* [PATCH] clk: xgene: Fix divider with non-zero shift value
@ 2015-11-19 19:20 ` Loc Ho
0 siblings, 0 replies; 4+ messages in thread
From: Loc Ho @ 2015-11-19 19:20 UTC (permalink / raw)
To: mturquette, sboyd; +Cc: linux-arm-kernel, linux-clk, patches, Loc Ho
The X-Gene clock driver missed the divider shift operation when
set the divider value.
Signed-off-by: Loc Ho <lho@apm.com>
---
drivers/clk/clk-xgene.c | 3 ++-
1 files changed, 2 insertions(+), 1 deletions(-)
diff --git a/drivers/clk/clk-xgene.c b/drivers/clk/clk-xgene.c
index 27c0da2..10224b0 100644
--- a/drivers/clk/clk-xgene.c
+++ b/drivers/clk/clk-xgene.c
@@ -351,7 +351,8 @@ static int xgene_clk_set_rate(struct clk_hw *hw, unsigned long rate,
/* Set new divider */
data = xgene_clk_read(pclk->param.divider_reg +
pclk->param.reg_divider_offset);
- data &= ~((1 << pclk->param.reg_divider_width) - 1);
+ data &= ~((1 << pclk->param.reg_divider_width) - 1)
+ << pclk->param.reg_divider_shift;
data |= divider;
xgene_clk_write(data, pclk->param.divider_reg +
pclk->param.reg_divider_offset);
--
1.7.1
^ permalink raw reply related [flat|nested] 4+ messages in thread
* [PATCH] clk: xgene: Fix divider with non-zero shift value
@ 2015-11-19 19:20 ` Loc Ho
0 siblings, 0 replies; 4+ messages in thread
From: Loc Ho @ 2015-11-19 19:20 UTC (permalink / raw)
To: linux-arm-kernel
The X-Gene clock driver missed the divider shift operation when
set the divider value.
Signed-off-by: Loc Ho <lho@apm.com>
---
drivers/clk/clk-xgene.c | 3 ++-
1 files changed, 2 insertions(+), 1 deletions(-)
diff --git a/drivers/clk/clk-xgene.c b/drivers/clk/clk-xgene.c
index 27c0da2..10224b0 100644
--- a/drivers/clk/clk-xgene.c
+++ b/drivers/clk/clk-xgene.c
@@ -351,7 +351,8 @@ static int xgene_clk_set_rate(struct clk_hw *hw, unsigned long rate,
/* Set new divider */
data = xgene_clk_read(pclk->param.divider_reg +
pclk->param.reg_divider_offset);
- data &= ~((1 << pclk->param.reg_divider_width) - 1);
+ data &= ~((1 << pclk->param.reg_divider_width) - 1)
+ << pclk->param.reg_divider_shift;
data |= divider;
xgene_clk_write(data, pclk->param.divider_reg +
pclk->param.reg_divider_offset);
--
1.7.1
^ permalink raw reply related [flat|nested] 4+ messages in thread
* Re: [PATCH] clk: xgene: Fix divider with non-zero shift value
2015-11-19 19:20 ` Loc Ho
@ 2015-11-20 18:49 ` Stephen Boyd
-1 siblings, 0 replies; 4+ messages in thread
From: Stephen Boyd @ 2015-11-20 18:49 UTC (permalink / raw)
To: Loc Ho; +Cc: mturquette, linux-arm-kernel, linux-clk, patches
On 11/19, Loc Ho wrote:
> The X-Gene clock driver missed the divider shift operation when
> set the divider value.
>
> Signed-off-by: Loc Ho <lho@apm.com>
Applied to clk-next +
Fixes: 308964caeebc ("clk: Add APM X-Gene SoC clock driver")
--
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project
^ permalink raw reply [flat|nested] 4+ messages in thread
* [PATCH] clk: xgene: Fix divider with non-zero shift value
@ 2015-11-20 18:49 ` Stephen Boyd
0 siblings, 0 replies; 4+ messages in thread
From: Stephen Boyd @ 2015-11-20 18:49 UTC (permalink / raw)
To: linux-arm-kernel
On 11/19, Loc Ho wrote:
> The X-Gene clock driver missed the divider shift operation when
> set the divider value.
>
> Signed-off-by: Loc Ho <lho@apm.com>
Applied to clk-next +
Fixes: 308964caeebc ("clk: Add APM X-Gene SoC clock driver")
--
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project
^ permalink raw reply [flat|nested] 4+ messages in thread
end of thread, other threads:[~2015-11-20 18:49 UTC | newest]
Thread overview: 4+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2015-11-19 19:20 [PATCH] clk: xgene: Fix divider with non-zero shift value Loc Ho
2015-11-19 19:20 ` Loc Ho
2015-11-20 18:49 ` Stephen Boyd
2015-11-20 18:49 ` Stephen Boyd
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.