* [PATCH v3] Add lspci support for Enhanced Allocation Capability.
@ 2015-12-15 22:15 David Daney
2015-12-17 0:55 ` Sean O. Stalley
2015-12-22 15:26 ` Martin Mares
0 siblings, 2 replies; 5+ messages in thread
From: David Daney @ 2015-12-15 22:15 UTC (permalink / raw)
To: Martin Mares; +Cc: Bjorn Helgaas, linux-pci, Sean O. Stalley, David Daney
From: David Daney <david.daney@cavium.com>
The PCISIG recently added the Enhanced Allocation Capability. Decode
it in lspci.
---
The specification is currently located here:
https://pcisig.com/sites/default/files/specification_documents/ECN_Enhanced_Allocation_23_Oct_2014_Final.pdf
Bjorn Helgaas recently merged Linux kernel support for EA, and Cavium
ThunderX processors have implemented it. This patch gives us a pretty
view of the capability structure.
Changes from v1: Add and use more symbolic names. Use FLAG() macro
where appropiate. Read subordinate bus number from proper offset.
Changes from v2: Reword and reformat some messages.
Thanks,
David Daney
| 8 +++
ls-caps.c | 156 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
2 files changed, 164 insertions(+)
--git a/lib/header.h b/lib/header.h
index f7cdee7..b8f7dc1 100644
--- a/lib/header.h
+++ b/lib/header.h
@@ -203,6 +203,7 @@
#define PCI_CAP_ID_MSIX 0x11 /* MSI-X */
#define PCI_CAP_ID_SATA 0x12 /* Serial-ATA HBA */
#define PCI_CAP_ID_AF 0x13 /* Advanced features of PCI devices integrated in PCIe root cplx */
+#define PCI_CAP_ID_EA 0x14 /* Enhanced Allocation */
#define PCI_CAP_LIST_NEXT 1 /* Next capability in the list */
#define PCI_CAP_FLAGS 2 /* Capability defined flags (16 bits) */
#define PCI_CAP_SIZEOF 4
@@ -906,6 +907,13 @@
#define PCI_SATA_HBA_BARS 4
#define PCI_SATA_HBA_REG0 8
+/* Enhanced Allocation (EA) */
+#define PCI_EA_CAP_TYPE1_SECONDARY 4
+#define PCI_EA_CAP_TYPE1_SUBORDINATE 5
+/* EA Entry header */
+#define PCI_EA_CAP_ENT_WRITABLE 0x40000000 /* Writable: 1 = RW, 0 = HwInit */
+#define PCI_EA_CAP_ENT_ENABLE 0x80000000 /* Enable for this entry */
+
/*** Definitions of extended capabilities ***/
/* Advanced Error Reporting */
diff --git a/ls-caps.c b/ls-caps.c
index c145ed6..0ccaf97 100644
--- a/ls-caps.c
+++ b/ls-caps.c
@@ -1254,6 +1254,159 @@ cap_sata_hba(struct device *d, int where, int cap)
printf(" BAR??%d\n", bar);
}
+static const char *cap_ea_property(int p, int is_secondary)
+{
+ switch (p) {
+ case 0x00:
+ return "memory space, non-prefetchable";
+ case 0x01:
+ return "memory space, prefetchable";
+ case 0x02:
+ return "I/O space";
+ case 0x03:
+ return "VF memory space, prefetchable";
+ case 0x04:
+ return "VF memory space, non-prefetchable";
+ case 0x05:
+ return "allocation behind bridge, non-prefetchable memory";
+ case 0x06:
+ return "allocation behind bridge, prefetchable memory";
+ case 0x07:
+ return "allocation behind bridge, I/O space";
+ case 0xfd:
+ return "memory space resource unavailable for use";
+ case 0xfe:
+ return "I/O space resource unavailable for use";
+ case 0xff:
+ if (is_secondary)
+ return "entry unavailable for use, PrimaryProperties should be used";
+ else
+ return "entry unavailable for use";
+ default:
+ return NULL;
+ }
+}
+
+static void cap_ea(struct device *d, int where, int cap)
+{
+ int entry;
+ int entry_base = where + 4;
+ int num_entries = BITS(cap, 0, 6);
+ u8 htype = get_conf_byte(d, PCI_HEADER_TYPE) & 0x7f;
+
+ printf("Enhanced Allocation (EA): NumEntries=%u", num_entries);
+ if (htype == PCI_HEADER_TYPE_BRIDGE) {
+ byte fixed_sub, fixed_sec;
+
+ entry_base += 4;
+ if (!config_fetch(d, where + 4, 2)) {
+ printf("\n");
+ return;
+ }
+ fixed_sec = get_conf_byte(d, where + PCI_EA_CAP_TYPE1_SECONDARY);
+ fixed_sub = get_conf_byte(d, where + PCI_EA_CAP_TYPE1_SUBORDINATE);
+ printf(", secondary=%d, subordinate=%d", fixed_sec, fixed_sub);
+ }
+ printf("\n");
+ if (verbose < 2)
+ return;
+
+ for (entry = 0; entry < num_entries; entry++) {
+ int max_offset_high_pos, has_base_high, has_max_offset_high;
+ u32 entry_header;
+ u32 base, max_offset;
+ int es, bei, pp, sp;
+ const char *prop_text;
+
+ if (!config_fetch(d, entry_base, 4))
+ return;
+ entry_header = get_conf_long(d, entry_base);
+ es = BITS(entry_header, 0, 3);
+ bei = BITS(entry_header, 4, 4);
+ pp = BITS(entry_header, 8, 8);
+ sp = BITS(entry_header, 16, 8);
+ if (!config_fetch(d, entry_base + 4, es * 4))
+ return;
+ printf("\t\tEntry %u: Enable%c Writable%c EntrySize=%u\n", entry,
+ FLAG(entry_header, PCI_EA_CAP_ENT_ENABLE),
+ FLAG(entry_header, PCI_EA_CAP_ENT_WRITABLE), es);
+ printf("\t\t\t BAR Equivalent Indicator: ");
+ switch (bei) {
+ case 0:
+ case 1:
+ case 2:
+ case 3:
+ case 4:
+ case 5:
+ printf("BAR %u", bei);
+ break;
+ case 6:
+ printf("resource behind function");
+ break;
+ case 7:
+ printf("not indicated");
+ break;
+ case 8:
+ printf("expansion ROM");
+ break;
+ case 9:
+ case 10:
+ case 11:
+ case 12:
+ case 13:
+ case 14:
+ printf("VF-BAR %u", bei - 9);
+ break;
+ default:
+ printf("reserved");
+ break;
+ }
+ printf("\n");
+
+ prop_text = cap_ea_property(pp, 0);
+ printf("\t\t\t PrimaryProperties: ");
+ if (prop_text)
+ printf("%s\n", prop_text);
+ else
+ printf("[%02x]\n", pp);
+
+ prop_text = cap_ea_property(sp, 1);
+ printf("\t\t\t SecondaryProperties: ");
+ if (prop_text)
+ printf("%s\n", prop_text);
+ else
+ printf("[%02x]\n", sp);
+
+ base = get_conf_long(d, entry_base + 4);
+ has_base_high = ((base & 2) != 0);
+ base &= ~3;
+
+ max_offset = get_conf_long(d, entry_base + 8);
+ has_max_offset_high = ((max_offset & 2) != 0);
+ max_offset |= 3;
+ max_offset_high_pos = entry_base + 12;
+
+ printf("\t\t\t Base: ");
+ if (has_base_high) {
+ u32 base_high = get_conf_long(d, entry_base + 12);
+
+ printf("%x", base_high);
+ max_offset_high_pos += 4;
+ }
+ printf("%08x\n", base);
+
+ printf("\t\t\t MaxOffset: ");
+ if (has_max_offset_high) {
+ u32 max_offset_high = get_conf_long(d, max_offset_high_pos);
+
+ printf("%x", max_offset_high);
+ }
+ printf("%08x\n", max_offset);
+
+ entry_base += 4 + 4 * es;
+ }
+}
+
void
show_caps(struct device *d, int where)
{
@@ -1348,6 +1501,9 @@ show_caps(struct device *d, int where)
case PCI_CAP_ID_AF:
cap_af(d, where);
break;
+ case PCI_CAP_ID_EA:
+ cap_ea(d, where, cap);
+ break;
default:
printf("#%02x [%04x]\n", id, cap);
}
--
1.8.3.1
^ permalink raw reply related [flat|nested] 5+ messages in thread
* Re: [PATCH v3] Add lspci support for Enhanced Allocation Capability.
2015-12-15 22:15 [PATCH v3] Add lspci support for Enhanced Allocation Capability David Daney
@ 2015-12-17 0:55 ` Sean O. Stalley
2015-12-23 0:24 ` David Daney
2015-12-22 15:26 ` Martin Mares
1 sibling, 1 reply; 5+ messages in thread
From: Sean O. Stalley @ 2015-12-17 0:55 UTC (permalink / raw)
To: David Daney; +Cc: Martin Mares, Bjorn Helgaas, linux-pci, David Daney
>From 484344fef7e5c96c54576586ce81e6209a48b92c Mon Sep 17 00:00:00 2001
From: "Sean O. Stalley" <sean.stalley@intel.com>
Date: Wed, 16 Dec 2015 10:31:51 -0800
Subject: [PATCH 1/1] Support region sizes that are not power-of-2
Enhanced Allocation allows PCI devices to reserve regions with DWORD
granularity. Make sure lspci doesn't tuncate least significant bits
of the region size.
ex: a 2000 byte region should display [size=2000] instead of [size=1K]
Signed-off-by: Sean O. Stalley <sean.stalley@intel.com>
---
Hi David,
Here are some additional changes I think we should make to lspci in order to support EA.
The truncation problem was a simple fix.
Regions described by EA are being mislabeled as [virtual].
I spent some time today trying to write a patch that fixes this issue.
I couldn't come up with a clean solution, so I just added a comment.
Let me know if you have any questions.
Thanks,
Sean
lspci.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/lspci.c b/lspci.c
index fe7b7fe..d483f3a 100644
--- a/lspci.c
+++ b/lspci.c
@@ -336,7 +336,7 @@ show_size(pciaddr_t x)
if (!x)
return;
for (i = 0; i < (sizeof(suffix) / sizeof(*suffix) - 1); i++) {
- if (x < 1024)
+ if (x % 1024)
break;
x /= 1024;
}
@@ -366,7 +366,7 @@ show_bases(struct device *d, int cnt)
putchar('\t');
if (pos && !flg) /* Reported by the OS, but not by the device */
{
- printf("[virtual] ");
+ printf("[virtual] "); /* could also be enhanced */
flg = pos;
virtual = 1;
}
--
1.9.1
^ permalink raw reply related [flat|nested] 5+ messages in thread
* Re: [PATCH v3] Add lspci support for Enhanced Allocation Capability.
2015-12-15 22:15 [PATCH v3] Add lspci support for Enhanced Allocation Capability David Daney
2015-12-17 0:55 ` Sean O. Stalley
@ 2015-12-22 15:26 ` Martin Mares
2015-12-22 17:33 ` Sean O. Stalley
1 sibling, 1 reply; 5+ messages in thread
From: Martin Mares @ 2015-12-22 15:26 UTC (permalink / raw)
To: David Daney; +Cc: Bjorn Helgaas, linux-pci, Sean O. Stalley, David Daney
Hi!
> From: David Daney <david.daney@cavium.com>
>
> The PCISIG recently added the Enhanced Allocation Capability. Decode
> it in lspci.
> ---
> The specification is currently located here:
>
> https://pcisig.com/sites/default/files/specification_documents/ECN_Enhanced_Allocation_23_Oct_2014_Final.pdf
>
> Bjorn Helgaas recently merged Linux kernel support for EA, and Cavium
> ThunderX processors have implemented it. This patch gives us a pretty
> view of the capability structure.
I will merge this soon.
Could you please provide a hex dump of a config space with this
capability? (See the test cases in pciutils/tests/.)
Have a nice fortnight
--
Martin `MJ' Mares <mj@ucw.cz> http://mj.ucw.cz/
Faculty of Math and Physics, Charles University, Prague, Czech Rep., Earth
Q: How many Prolog programmers does it take to change a light bulb? A: No.
^ permalink raw reply [flat|nested] 5+ messages in thread
* Re: [PATCH v3] Add lspci support for Enhanced Allocation Capability.
2015-12-22 15:26 ` Martin Mares
@ 2015-12-22 17:33 ` Sean O. Stalley
0 siblings, 0 replies; 5+ messages in thread
From: Sean O. Stalley @ 2015-12-22 17:33 UTC (permalink / raw)
To: Martin Mares; +Cc: David Daney, Bjorn Helgaas, linux-pci, David Daney
[-- Attachment #1: Type: text/plain, Size: 859 bytes --]
On Tue, Dec 22, 2015 at 04:26:02PM +0100, Martin Mares wrote:
>
> I will merge this soon.
>
> Could you please provide a hex dump of a config space with this
> capability? (See the test cases in pciutils/tests/.)
Attached is a hex dump from a QEMU model using EA entries in leiu of BARs.
I also attached the output of lspci, so you can see how the Region fields are displayed.
Note that EA memory regions get tagged as [virtual].
I attached 2 outputs to show the truncation case I was talking about [1].
lt_size is the output when (x < 1024) is used in show_size(),
whereas mod_size is the output when (x % 1024) is used.
Thanks for taking a look,
Sean
[1]
diff mod_size lt_size
8c8
< Region 0: [virtual] Memory at 80000000 (32-bit, non-prefetchable) [size=131076]
---
> Region 0: [virtual] Memory at 80000000 (32-bit, non-prefetchable) [size=128K]
[-- Attachment #2: mod_size --]
[-- Type: text/plain, Size: 1114 bytes --]
00:04.0 Ethernet controller: Intel Corporation 82540EM Gigabit Ethernet Controller (rev 03)
Subsystem: Red Hat, Inc QEMU Virtual Machine
Physical Slot: 4
Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR+ FastB2B- DisINTx-
Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx-
Latency: 0
Interrupt: pin A routed to IRQ 11
Region 0: [virtual] Memory at 80000000 (32-bit, non-prefetchable) [size=131076]
Region 1: I/O ports at 0a00 [size=68]
Capabilities: [40] Enhanced Allocation (EA): NumEntries=2
Entry 0: Enable+ Writable- EntrySize=2
BAR Equivalent Indicator: BAR 0
PrimaryProperties: memory space, non-prefetchable
SecondaryProperties: entry unavailable for use, PrimaryProperties should be used
Base: 80000000
MaxOffset: 00020003
Entry 1: Enable+ Writable- EntrySize=2
BAR Equivalent Indicator: BAR 1
PrimaryProperties: I/O space
SecondaryProperties: entry unavailable for use, PrimaryProperties should be used
Base: 00000a00
MaxOffset: 00000043
Kernel driver in use: e1000
[-- Attachment #3: lt_size --]
[-- Type: text/plain, Size: 1112 bytes --]
00:04.0 Ethernet controller: Intel Corporation 82540EM Gigabit Ethernet Controller (rev 03)
Subsystem: Red Hat, Inc QEMU Virtual Machine
Physical Slot: 4
Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR+ FastB2B- DisINTx-
Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx-
Latency: 0
Interrupt: pin A routed to IRQ 11
Region 0: [virtual] Memory at 80000000 (32-bit, non-prefetchable) [size=128K]
Region 1: I/O ports at 0a00 [size=68]
Capabilities: [40] Enhanced Allocation (EA): NumEntries=2
Entry 0: Enable+ Writable- EntrySize=2
BAR Equivalent Indicator: BAR 0
PrimaryProperties: memory space, non-prefetchable
SecondaryProperties: entry unavailable for use, PrimaryProperties should be used
Base: 80000000
MaxOffset: 00020003
Entry 1: Enable+ Writable- EntrySize=2
BAR Equivalent Indicator: BAR 1
PrimaryProperties: I/O space
SecondaryProperties: entry unavailable for use, PrimaryProperties should be used
Base: 00000a00
MaxOffset: 00000043
Kernel driver in use: e1000
[-- Attachment #4: cap-ea --]
[-- Type: text/plain, Size: 925 bytes --]
00:04.0 Ethernet controller: Intel Corporation 82540EM Gigabit Ethernet Controller (rev 03)
00: 86 80 0e 10 07 01 10 00 03 00 00 02 00 00 00 00
10: 00 00 00 00 01 00 00 00 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 00 00 00 00 f4 1a 00 11
30: 00 00 00 00 40 00 00 00 00 00 00 00 0b 01 00 00
40: 14 00 02 00 02 00 ff 80 00 00 00 80 00 00 02 00
50: 12 02 ff 80 00 0a 00 00 40 00 00 00 00 00 00 00
60: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
70: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
80: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
90: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
a0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
b0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
c0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
d0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
e0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
f0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
^ permalink raw reply [flat|nested] 5+ messages in thread
* Re: [PATCH v3] Add lspci support for Enhanced Allocation Capability.
2015-12-17 0:55 ` Sean O. Stalley
@ 2015-12-23 0:24 ` David Daney
0 siblings, 0 replies; 5+ messages in thread
From: David Daney @ 2015-12-23 0:24 UTC (permalink / raw)
To: Sean O. Stalley
Cc: David Daney, Martin Mares, Bjorn Helgaas, linux-pci, David Daney
Sean,
I think this is a good addition.
I don't plan on merging it into my patch, but instead think it should be
applied separately
Thanks,
David Daney
On 12/16/2015 04:55 PM, Sean O. Stalley wrote:
> From 484344fef7e5c96c54576586ce81e6209a48b92c Mon Sep 17 00:00:00 2001
> From: "Sean O. Stalley" <sean.stalley@intel.com>
> Date: Wed, 16 Dec 2015 10:31:51 -0800
> Subject: [PATCH 1/1] Support region sizes that are not power-of-2
>
> Enhanced Allocation allows PCI devices to reserve regions with DWORD
> granularity. Make sure lspci doesn't tuncate least significant bits
> of the region size.
>
> ex: a 2000 byte region should display [size=2000] instead of [size=1K]
> Signed-off-by: Sean O. Stalley <sean.stalley@intel.com>
> ---
>
> Hi David,
>
> Here are some additional changes I think we should make to lspci in order to support EA.
>
> The truncation problem was a simple fix.
>
> Regions described by EA are being mislabeled as [virtual].
> I spent some time today trying to write a patch that fixes this issue.
> I couldn't come up with a clean solution, so I just added a comment.
>
> Let me know if you have any questions.
>
> Thanks,
> Sean
>
> lspci.c | 4 ++--
> 1 file changed, 2 insertions(+), 2 deletions(-)
>
> diff --git a/lspci.c b/lspci.c
> index fe7b7fe..d483f3a 100644
> --- a/lspci.c
> +++ b/lspci.c
> @@ -336,7 +336,7 @@ show_size(pciaddr_t x)
> if (!x)
> return;
> for (i = 0; i < (sizeof(suffix) / sizeof(*suffix) - 1); i++) {
> - if (x < 1024)
> + if (x % 1024)
> break;
> x /= 1024;
> }
> @@ -366,7 +366,7 @@ show_bases(struct device *d, int cnt)
> putchar('\t');
> if (pos && !flg) /* Reported by the OS, but not by the device */
> {
> - printf("[virtual] ");
> + printf("[virtual] "); /* could also be enhanced */
> flg = pos;
> virtual = 1;
> }
>
^ permalink raw reply [flat|nested] 5+ messages in thread
end of thread, other threads:[~2015-12-23 0:24 UTC | newest]
Thread overview: 5+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2015-12-15 22:15 [PATCH v3] Add lspci support for Enhanced Allocation Capability David Daney
2015-12-17 0:55 ` Sean O. Stalley
2015-12-23 0:24 ` David Daney
2015-12-22 15:26 ` Martin Mares
2015-12-22 17:33 ` Sean O. Stalley
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.