From: Leo Yan <leo.yan@linaro.org> To: Mathieu Poirier <mathieu.poirier@linaro.org> Cc: Rob Herring <robh+dt@kernel.org>, Mark Rutland <mark.rutland@arm.com>, Wei Xu <xuwei5@hisilicon.com>, Catalin Marinas <catalin.marinas@arm.com>, Will Deacon <will.deacon@arm.com>, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Daniel Thompson <daniel.thompson@linaro.org> Subject: Re: [PATCH RFC 1/3] coresight: binding for coresight debug driver Date: Thu, 16 Feb 2017 21:55:36 +0800 [thread overview] Message-ID: <20170216135536.GB544@leoy-linaro> (raw) In-Reply-To: <20170215200858.GA29730@linaro.org> On Wed, Feb 15, 2017 at 01:08:58PM -0700, Mathieu Poirier wrote: > On Mon, Feb 13, 2017 at 02:11:36PM +0800, Leo Yan wrote: > > Adding compatible string for new coresight debug driver. > > > > Hi Leo, > > I agree with Mark, this will need a better description. > > > Signed-off-by: Leo Yan <leo.yan@linaro.org> > > --- > > Documentation/devicetree/bindings/arm/coresight.txt | 9 +++++++-- > > 1 file changed, 7 insertions(+), 2 deletions(-) > > > > diff --git a/Documentation/devicetree/bindings/arm/coresight.txt b/Documentation/devicetree/bindings/arm/coresight.txt > > index fcbae6a..3ff15fd 100644 > > --- a/Documentation/devicetree/bindings/arm/coresight.txt > > +++ b/Documentation/devicetree/bindings/arm/coresight.txt > > @@ -40,6 +40,9 @@ its hardware characteristcs. > > - System Trace Macrocell: > > "arm,coresight-stm", "arm,primecell"; [1] > > > > + - Debug Unit: > > + "arm,coresight-debug", "arm,primecell"; > > + > > Humm... The current CoreSight bindings are meant to describe IPs included in > the HW assisted trace architecture. This new driver, althought considered to be > part of the CoreSight umbrella, falls under the debugging domain. > > Adding the bindings in this file may lead people to beleive this driver fits > into the CoreSight framework currently supported, which isn't the case. > > As such it is probably a good idea to spin off a new file, "coresight-debug.txt" > to handle this driver. I think this is good suggestion; if Mark has no objection, I will follow up it. > Mark, what's your take on this? > > > * reg: physical base address and length of the register > > set(s) of the component. > > > > @@ -78,8 +81,10 @@ its hardware characteristcs. > > * arm,cp14: must be present if the system accesses ETM/PTM management > > registers via co-processor 14. > > > > - * cpu: the cpu phandle this ETM/PTM is affined to. When omitted the > > - source is considered to belong to CPU0. > > +* Optional properties for ETM/PTM/Debugs: > > + > > + * cpu: the cpu phandle this ETM/PTM/Debug is affined to. When omitted > > + the source is considered to belong to CPU0. > > > > * Optional property for TMC: > > > > -- > > 2.7.4 > >
WARNING: multiple messages have this Message-ID (diff)
From: leo.yan@linaro.org (Leo Yan) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH RFC 1/3] coresight: binding for coresight debug driver Date: Thu, 16 Feb 2017 21:55:36 +0800 [thread overview] Message-ID: <20170216135536.GB544@leoy-linaro> (raw) In-Reply-To: <20170215200858.GA29730@linaro.org> On Wed, Feb 15, 2017 at 01:08:58PM -0700, Mathieu Poirier wrote: > On Mon, Feb 13, 2017 at 02:11:36PM +0800, Leo Yan wrote: > > Adding compatible string for new coresight debug driver. > > > > Hi Leo, > > I agree with Mark, this will need a better description. > > > Signed-off-by: Leo Yan <leo.yan@linaro.org> > > --- > > Documentation/devicetree/bindings/arm/coresight.txt | 9 +++++++-- > > 1 file changed, 7 insertions(+), 2 deletions(-) > > > > diff --git a/Documentation/devicetree/bindings/arm/coresight.txt b/Documentation/devicetree/bindings/arm/coresight.txt > > index fcbae6a..3ff15fd 100644 > > --- a/Documentation/devicetree/bindings/arm/coresight.txt > > +++ b/Documentation/devicetree/bindings/arm/coresight.txt > > @@ -40,6 +40,9 @@ its hardware characteristcs. > > - System Trace Macrocell: > > "arm,coresight-stm", "arm,primecell"; [1] > > > > + - Debug Unit: > > + "arm,coresight-debug", "arm,primecell"; > > + > > Humm... The current CoreSight bindings are meant to describe IPs included in > the HW assisted trace architecture. This new driver, althought considered to be > part of the CoreSight umbrella, falls under the debugging domain. > > Adding the bindings in this file may lead people to beleive this driver fits > into the CoreSight framework currently supported, which isn't the case. > > As such it is probably a good idea to spin off a new file, "coresight-debug.txt" > to handle this driver. I think this is good suggestion; if Mark has no objection, I will follow up it. > Mark, what's your take on this? > > > * reg: physical base address and length of the register > > set(s) of the component. > > > > @@ -78,8 +81,10 @@ its hardware characteristcs. > > * arm,cp14: must be present if the system accesses ETM/PTM management > > registers via co-processor 14. > > > > - * cpu: the cpu phandle this ETM/PTM is affined to. When omitted the > > - source is considered to belong to CPU0. > > +* Optional properties for ETM/PTM/Debugs: > > + > > + * cpu: the cpu phandle this ETM/PTM/Debug is affined to. When omitted > > + the source is considered to belong to CPU0. > > > > * Optional property for TMC: > > > > -- > > 2.7.4 > >
next prev parent reply other threads:[~2017-02-16 13:55 UTC|newest] Thread overview: 42+ messages / expand[flat|nested] mbox.gz Atom feed top 2017-02-13 6:11 [PATCH RFC 0/3] coresight: enable debug module Leo Yan 2017-02-13 6:11 ` Leo Yan 2017-02-13 6:11 ` Leo Yan 2017-02-13 6:11 ` [PATCH RFC 1/3] coresight: binding for coresight debug driver Leo Yan 2017-02-13 6:11 ` Leo Yan 2017-02-15 11:13 ` Mark Rutland 2017-02-15 11:13 ` Mark Rutland 2017-02-15 11:13 ` Mark Rutland 2017-02-15 20:08 ` Mathieu Poirier 2017-02-15 20:08 ` Mathieu Poirier 2017-02-15 20:08 ` Mathieu Poirier 2017-02-16 13:55 ` Leo Yan [this message] 2017-02-16 13:55 ` Leo Yan 2017-02-13 6:11 ` [PATCH RFC 2/3] coresight: add support for debug module Leo Yan 2017-02-13 6:11 ` Leo Yan 2017-02-15 11:43 ` Mark Rutland 2017-02-15 11:43 ` Mark Rutland 2017-02-15 11:43 ` Mark Rutland 2017-02-16 18:14 ` Mathieu Poirier 2017-02-16 18:14 ` Mathieu Poirier 2017-02-16 18:14 ` Mathieu Poirier 2017-02-15 11:44 ` Mark Rutland 2017-02-15 11:44 ` Mark Rutland 2017-02-15 11:44 ` Mark Rutland 2017-02-16 15:21 ` Leo Yan 2017-02-16 15:21 ` Leo Yan 2017-02-16 15:21 ` Leo Yan 2017-02-15 21:08 ` Mathieu Poirier 2017-02-15 21:08 ` Mathieu Poirier 2017-02-15 21:08 ` Mathieu Poirier 2017-02-16 15:26 ` Leo Yan 2017-02-16 15:26 ` Leo Yan 2017-02-16 15:26 ` Leo Yan 2017-02-13 6:11 ` [PATCH RFC 3/3] arm64: dts: register Hi6220's coresight " Leo Yan 2017-02-13 6:11 ` Leo Yan 2017-02-15 21:19 ` Mathieu Poirier 2017-02-15 21:19 ` Mathieu Poirier 2017-02-15 21:19 ` Mathieu Poirier 2017-02-13 15:58 ` [PATCH RFC 0/3] coresight: enable " Mike Leach 2017-02-13 23:37 ` Leo Yan 2017-02-13 23:37 ` Leo Yan 2017-02-13 23:37 ` Leo Yan
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20170216135536.GB544@leoy-linaro \ --to=leo.yan@linaro.org \ --cc=catalin.marinas@arm.com \ --cc=daniel.thompson@linaro.org \ --cc=devicetree@vger.kernel.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=mark.rutland@arm.com \ --cc=mathieu.poirier@linaro.org \ --cc=robh+dt@kernel.org \ --cc=will.deacon@arm.com \ --cc=xuwei5@hisilicon.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.