From: Christoffer Dall <cdall@linaro.org>
To: Jintack Lim <jintack@cs.columbia.edu>
Cc: christoffer.dall@linaro.org, marc.zyngier@arm.com,
pbonzini@redhat.com, rkrcmar@redhat.com, linux@armlinux.org.uk,
catalin.marinas@arm.com, will.deacon@arm.com,
vladimir.murzin@arm.com, suzuki.poulose@arm.com,
mark.rutland@arm.com, james.morse@arm.com,
lorenzo.pieralisi@arm.com, kevin.brodsky@arm.com,
wcohen@redhat.com, shankerd@codeaurora.org, geoff@infradead.org,
andre.przywara@arm.com, eric.auger@redhat.com,
anna-maria@linutronix.de, shihwei@cs.columbia.edu,
linux-arm-kernel@lists.infradead.org,
kvmarm@lists.cs.columbia.edu, kvm@vger.kernel.org,
linux-kernel@vger.kernel.org
Subject: Re: [RFC 12/55] KVM: arm64: Handle EL2 register access traps
Date: Wed, 22 Feb 2017 12:30:22 +0100 [thread overview]
Message-ID: <20170222113022.GG26976@cbox> (raw)
In-Reply-To: <1483943091-1364-13-git-send-email-jintack@cs.columbia.edu>
On Mon, Jan 09, 2017 at 01:24:08AM -0500, Jintack Lim wrote:
> ARM v8.3 introduces a new bit in the HCR_EL2, which is the NV bit. When
> this bit is set, accessing EL2 registers in EL1 traps to EL2. In
> addition, executing following instructions in EL1 will trap to EL2 -
the following:
So these instructions trap:
- tlbi
- at
- eret
- mrs/msr accessgin sp_el1
And they would previously undef at EL1, but now trap to EL2?
> tlbi and at instructions which are undefined when exectued in EL1, eret
> instruction, msr/mrs instructions to access SP_EL1.
this is a bit confusing to read.
>
> This patch handles traps due to accessing EL2 registers in EL1. The
> host hypervisor keeps EL2 register values in memory, and will use them
> to emulate the behavior that the guest hypervisor expects from the
> hardware.
>
> Subsequent patches will handle other kinds of traps.
>
> Signed-off-by: Jintack Lim <jintack@cs.columbia.edu>
> ---
> arch/arm64/kvm/sys_regs.c | 119 ++++++++++++++++++++++++++++++++++++++++++++++
> arch/arm64/kvm/sys_regs.h | 7 +++
> 2 files changed, 126 insertions(+)
>
> diff --git a/arch/arm64/kvm/sys_regs.c b/arch/arm64/kvm/sys_regs.c
> index 7cef94f..4158f2f 100644
> --- a/arch/arm64/kvm/sys_regs.c
> +++ b/arch/arm64/kvm/sys_regs.c
> @@ -873,6 +873,18 @@ static bool access_cntp_cval(struct kvm_vcpu *vcpu,
> return true;
> }
>
> +static bool trap_el2_reg(struct kvm_vcpu *vcpu,
> + struct sys_reg_params *p,
> + const struct sys_reg_desc *r)
> +{
> + if (!p->is_write)
> + p->regval = vcpu_el2_reg(vcpu, r->reg);
> + else
> + vcpu_el2_reg(vcpu, r->reg) = p->regval;
> +
> + return true;
> +}
> +
> /*
> * Architected system registers.
> * Important: Must be sorted ascending by Op0, Op1, CRn, CRm, Op2
> @@ -1163,15 +1175,122 @@ static bool access_cntp_cval(struct kvm_vcpu *vcpu,
> { Op0(0b11), Op1(0b011), CRn(0b1110), CRm(0b1111), Op2(0b111),
> access_pmu_evtyper, reset_val, PMCCFILTR_EL0, 0 },
>
> + /* VPIDR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0000), CRm(0b0000), Op2(0b000),
> + trap_el2_reg, reset_el2_val, VPIDR_EL2, 0 },
> + /* VMPIDR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0000), CRm(0b0000), Op2(0b101),
> + trap_el2_reg, reset_el2_val, VMPIDR_EL2, 0 },
> +
> + /* SCTLR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0001), CRm(0b0000), Op2(0b000),
> + trap_el2_reg, reset_el2_val, SCTLR_EL2, 0 },
> + /* ACTLR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0001), CRm(0b0000), Op2(0b001),
> + trap_el2_reg, reset_el2_val, ACTLR_EL2, 0 },
> + /* HCR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0001), CRm(0b0001), Op2(0b000),
> + trap_el2_reg, reset_el2_val, HCR_EL2, 0 },
> + /* MDCR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0001), CRm(0b0001), Op2(0b001),
> + trap_el2_reg, reset_el2_val, MDCR_EL2, 0 },
> + /* CPTR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0001), CRm(0b0001), Op2(0b010),
> + trap_el2_reg, reset_el2_val, CPTR_EL2, 0 },
> + /* HSTR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0001), CRm(0b0001), Op2(0b011),
> + trap_el2_reg, reset_el2_val, HSTR_EL2, 0 },
> + /* HACR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0001), CRm(0b0001), Op2(0b111),
> + trap_el2_reg, reset_el2_val, HACR_EL2, 0 },
> +
> + /* TTBR0_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0010), CRm(0b0000), Op2(0b000),
> + trap_el2_reg, reset_el2_val, TTBR0_EL2, 0 },
> + /* TCR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0010), CRm(0b0000), Op2(0b010),
> + trap_el2_reg, reset_el2_val, TCR_EL2, 0 },
> + /* VTTBR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0010), CRm(0b0001), Op2(0b000),
> + trap_el2_reg, reset_el2_val, VTTBR_EL2, 0 },
> + /* VTCR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0010), CRm(0b0001), Op2(0b010),
> + trap_el2_reg, reset_el2_val, VTCR_EL2, 0 },
> +
> /* DACR32_EL2 */
> { Op0(0b11), Op1(0b100), CRn(0b0011), CRm(0b0000), Op2(0b000),
> NULL, reset_unknown, DACR32_EL2 },
> +
> + /* SPSR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0100), CRm(0b0000), Op2(0b000),
> + trap_el2_reg, reset_el2_val, SPSR_EL2, 0 },
> + /* ELR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0100), CRm(0b0000), Op2(0b001),
> + trap_el2_reg, reset_el2_val, ELR_EL2, 0 },
> + /* SP_EL1 */
> + { Op0(0b11), Op1(0b100), CRn(0b0100), CRm(0b0001), Op2(0b000),
> + trap_el2_reg },
> +
> /* IFSR32_EL2 */
> { Op0(0b11), Op1(0b100), CRn(0b0101), CRm(0b0000), Op2(0b001),
> NULL, reset_unknown, IFSR32_EL2 },
> + /* AFSR0_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0101), CRm(0b0001), Op2(0b000),
> + trap_el2_reg, reset_el2_val, AFSR0_EL2, 0 },
> + /* AFSR1_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0101), CRm(0b0001), Op2(0b001),
> + trap_el2_reg, reset_el2_val, AFSR1_EL2, 0 },
> + /* ESR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0101), CRm(0b0010), Op2(0b000),
> + trap_el2_reg, reset_el2_val, ESR_EL2, 0 },
> /* FPEXC32_EL2 */
> { Op0(0b11), Op1(0b100), CRn(0b0101), CRm(0b0011), Op2(0b000),
> NULL, reset_val, FPEXC32_EL2, 0x70 },
> +
> + /* FAR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0110), CRm(0b0000), Op2(0b000),
> + trap_el2_reg, reset_el2_val, FAR_EL2, 0 },
> + /* HPFAR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0110), CRm(0b0000), Op2(0b100),
> + trap_el2_reg, reset_el2_val, HPFAR_EL2, 0 },
> +
> + /* MAIR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b1010), CRm(0b0010), Op2(0b000),
> + trap_el2_reg, reset_el2_val, MAIR_EL2, 0 },
> + /* AMAIR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b1010), CRm(0b0011), Op2(0b000),
> + trap_el2_reg, reset_el2_val, AMAIR_EL2, 0 },
> +
> + /* VBAR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b1100), CRm(0b0000), Op2(0b000),
> + trap_el2_reg, reset_el2_val, VBAR_EL2, 0 },
> + /* RVBAR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b1100), CRm(0b0000), Op2(0b001),
> + trap_el2_reg, reset_el2_val, RVBAR_EL2, 0 },
> + /* RMR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b1100), CRm(0b0000), Op2(0b010),
> + trap_el2_reg, reset_el2_val, RMR_EL2, 0 },
> +
> + /* TPIDR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b1101), CRm(0b0000), Op2(0b010),
> + trap_el2_reg, reset_el2_val, TPIDR_EL2, 0 },
> +
> + /* CNTVOFF_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b1110), CRm(0b0000), Op2(0b011),
> + trap_el2_reg, reset_el2_val, CNTVOFF_EL2, 0 },
> + /* CNTHCTL_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b1110), CRm(0b0001), Op2(0b000),
> + trap_el2_reg, reset_el2_val, CNTHCTL_EL2, 0 },
> + /* CNTHP_TVAL_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b1110), CRm(0b0010), Op2(0b000),
> + trap_el2_reg, reset_el2_val, CNTHP_TVAL_EL2, 0 },
> + /* CNTHP_CTL_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b1110), CRm(0b0010), Op2(0b001),
> + trap_el2_reg, reset_el2_val, CNTHP_CTL_EL2, 0 },
> + /* CNTHP_CVAL_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b1110), CRm(0b0010), Op2(0b010),
> + trap_el2_reg, reset_el2_val, CNTHP_CVAL_EL2, 0 },
> +
> };
>
> static bool trap_dbgidr(struct kvm_vcpu *vcpu,
> diff --git a/arch/arm64/kvm/sys_regs.h b/arch/arm64/kvm/sys_regs.h
> index dbbb01c..181290f 100644
> --- a/arch/arm64/kvm/sys_regs.h
> +++ b/arch/arm64/kvm/sys_regs.h
> @@ -117,6 +117,13 @@ static inline void reset_val(struct kvm_vcpu *vcpu, const struct sys_reg_desc *r
> vcpu_sys_reg(vcpu, r->reg) = r->val;
> }
>
> +static inline void reset_el2_val(struct kvm_vcpu *vcpu,
> + const struct sys_reg_desc *r)
> +{
> + BUG_ON(r->reg >= NR_EL2_REGS);
> + vcpu_el2_reg(vcpu, r->reg) = r->val;
> +}
> +
> static inline int cmp_sys_reg(const struct sys_reg_desc *i1,
> const struct sys_reg_desc *i2)
> {
> --
> 1.9.1
>
>
WARNING: multiple messages have this Message-ID (diff)
From: cdall@linaro.org (Christoffer Dall)
To: linux-arm-kernel@lists.infradead.org
Subject: [RFC 12/55] KVM: arm64: Handle EL2 register access traps
Date: Wed, 22 Feb 2017 12:30:22 +0100 [thread overview]
Message-ID: <20170222113022.GG26976@cbox> (raw)
In-Reply-To: <1483943091-1364-13-git-send-email-jintack@cs.columbia.edu>
On Mon, Jan 09, 2017 at 01:24:08AM -0500, Jintack Lim wrote:
> ARM v8.3 introduces a new bit in the HCR_EL2, which is the NV bit. When
> this bit is set, accessing EL2 registers in EL1 traps to EL2. In
> addition, executing following instructions in EL1 will trap to EL2 -
the following:
So these instructions trap:
- tlbi
- at
- eret
- mrs/msr accessgin sp_el1
And they would previously undef at EL1, but now trap to EL2?
> tlbi and at instructions which are undefined when exectued in EL1, eret
> instruction, msr/mrs instructions to access SP_EL1.
this is a bit confusing to read.
>
> This patch handles traps due to accessing EL2 registers in EL1. The
> host hypervisor keeps EL2 register values in memory, and will use them
> to emulate the behavior that the guest hypervisor expects from the
> hardware.
>
> Subsequent patches will handle other kinds of traps.
>
> Signed-off-by: Jintack Lim <jintack@cs.columbia.edu>
> ---
> arch/arm64/kvm/sys_regs.c | 119 ++++++++++++++++++++++++++++++++++++++++++++++
> arch/arm64/kvm/sys_regs.h | 7 +++
> 2 files changed, 126 insertions(+)
>
> diff --git a/arch/arm64/kvm/sys_regs.c b/arch/arm64/kvm/sys_regs.c
> index 7cef94f..4158f2f 100644
> --- a/arch/arm64/kvm/sys_regs.c
> +++ b/arch/arm64/kvm/sys_regs.c
> @@ -873,6 +873,18 @@ static bool access_cntp_cval(struct kvm_vcpu *vcpu,
> return true;
> }
>
> +static bool trap_el2_reg(struct kvm_vcpu *vcpu,
> + struct sys_reg_params *p,
> + const struct sys_reg_desc *r)
> +{
> + if (!p->is_write)
> + p->regval = vcpu_el2_reg(vcpu, r->reg);
> + else
> + vcpu_el2_reg(vcpu, r->reg) = p->regval;
> +
> + return true;
> +}
> +
> /*
> * Architected system registers.
> * Important: Must be sorted ascending by Op0, Op1, CRn, CRm, Op2
> @@ -1163,15 +1175,122 @@ static bool access_cntp_cval(struct kvm_vcpu *vcpu,
> { Op0(0b11), Op1(0b011), CRn(0b1110), CRm(0b1111), Op2(0b111),
> access_pmu_evtyper, reset_val, PMCCFILTR_EL0, 0 },
>
> + /* VPIDR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0000), CRm(0b0000), Op2(0b000),
> + trap_el2_reg, reset_el2_val, VPIDR_EL2, 0 },
> + /* VMPIDR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0000), CRm(0b0000), Op2(0b101),
> + trap_el2_reg, reset_el2_val, VMPIDR_EL2, 0 },
> +
> + /* SCTLR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0001), CRm(0b0000), Op2(0b000),
> + trap_el2_reg, reset_el2_val, SCTLR_EL2, 0 },
> + /* ACTLR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0001), CRm(0b0000), Op2(0b001),
> + trap_el2_reg, reset_el2_val, ACTLR_EL2, 0 },
> + /* HCR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0001), CRm(0b0001), Op2(0b000),
> + trap_el2_reg, reset_el2_val, HCR_EL2, 0 },
> + /* MDCR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0001), CRm(0b0001), Op2(0b001),
> + trap_el2_reg, reset_el2_val, MDCR_EL2, 0 },
> + /* CPTR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0001), CRm(0b0001), Op2(0b010),
> + trap_el2_reg, reset_el2_val, CPTR_EL2, 0 },
> + /* HSTR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0001), CRm(0b0001), Op2(0b011),
> + trap_el2_reg, reset_el2_val, HSTR_EL2, 0 },
> + /* HACR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0001), CRm(0b0001), Op2(0b111),
> + trap_el2_reg, reset_el2_val, HACR_EL2, 0 },
> +
> + /* TTBR0_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0010), CRm(0b0000), Op2(0b000),
> + trap_el2_reg, reset_el2_val, TTBR0_EL2, 0 },
> + /* TCR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0010), CRm(0b0000), Op2(0b010),
> + trap_el2_reg, reset_el2_val, TCR_EL2, 0 },
> + /* VTTBR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0010), CRm(0b0001), Op2(0b000),
> + trap_el2_reg, reset_el2_val, VTTBR_EL2, 0 },
> + /* VTCR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0010), CRm(0b0001), Op2(0b010),
> + trap_el2_reg, reset_el2_val, VTCR_EL2, 0 },
> +
> /* DACR32_EL2 */
> { Op0(0b11), Op1(0b100), CRn(0b0011), CRm(0b0000), Op2(0b000),
> NULL, reset_unknown, DACR32_EL2 },
> +
> + /* SPSR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0100), CRm(0b0000), Op2(0b000),
> + trap_el2_reg, reset_el2_val, SPSR_EL2, 0 },
> + /* ELR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0100), CRm(0b0000), Op2(0b001),
> + trap_el2_reg, reset_el2_val, ELR_EL2, 0 },
> + /* SP_EL1 */
> + { Op0(0b11), Op1(0b100), CRn(0b0100), CRm(0b0001), Op2(0b000),
> + trap_el2_reg },
> +
> /* IFSR32_EL2 */
> { Op0(0b11), Op1(0b100), CRn(0b0101), CRm(0b0000), Op2(0b001),
> NULL, reset_unknown, IFSR32_EL2 },
> + /* AFSR0_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0101), CRm(0b0001), Op2(0b000),
> + trap_el2_reg, reset_el2_val, AFSR0_EL2, 0 },
> + /* AFSR1_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0101), CRm(0b0001), Op2(0b001),
> + trap_el2_reg, reset_el2_val, AFSR1_EL2, 0 },
> + /* ESR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0101), CRm(0b0010), Op2(0b000),
> + trap_el2_reg, reset_el2_val, ESR_EL2, 0 },
> /* FPEXC32_EL2 */
> { Op0(0b11), Op1(0b100), CRn(0b0101), CRm(0b0011), Op2(0b000),
> NULL, reset_val, FPEXC32_EL2, 0x70 },
> +
> + /* FAR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0110), CRm(0b0000), Op2(0b000),
> + trap_el2_reg, reset_el2_val, FAR_EL2, 0 },
> + /* HPFAR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b0110), CRm(0b0000), Op2(0b100),
> + trap_el2_reg, reset_el2_val, HPFAR_EL2, 0 },
> +
> + /* MAIR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b1010), CRm(0b0010), Op2(0b000),
> + trap_el2_reg, reset_el2_val, MAIR_EL2, 0 },
> + /* AMAIR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b1010), CRm(0b0011), Op2(0b000),
> + trap_el2_reg, reset_el2_val, AMAIR_EL2, 0 },
> +
> + /* VBAR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b1100), CRm(0b0000), Op2(0b000),
> + trap_el2_reg, reset_el2_val, VBAR_EL2, 0 },
> + /* RVBAR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b1100), CRm(0b0000), Op2(0b001),
> + trap_el2_reg, reset_el2_val, RVBAR_EL2, 0 },
> + /* RMR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b1100), CRm(0b0000), Op2(0b010),
> + trap_el2_reg, reset_el2_val, RMR_EL2, 0 },
> +
> + /* TPIDR_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b1101), CRm(0b0000), Op2(0b010),
> + trap_el2_reg, reset_el2_val, TPIDR_EL2, 0 },
> +
> + /* CNTVOFF_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b1110), CRm(0b0000), Op2(0b011),
> + trap_el2_reg, reset_el2_val, CNTVOFF_EL2, 0 },
> + /* CNTHCTL_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b1110), CRm(0b0001), Op2(0b000),
> + trap_el2_reg, reset_el2_val, CNTHCTL_EL2, 0 },
> + /* CNTHP_TVAL_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b1110), CRm(0b0010), Op2(0b000),
> + trap_el2_reg, reset_el2_val, CNTHP_TVAL_EL2, 0 },
> + /* CNTHP_CTL_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b1110), CRm(0b0010), Op2(0b001),
> + trap_el2_reg, reset_el2_val, CNTHP_CTL_EL2, 0 },
> + /* CNTHP_CVAL_EL2 */
> + { Op0(0b11), Op1(0b100), CRn(0b1110), CRm(0b0010), Op2(0b010),
> + trap_el2_reg, reset_el2_val, CNTHP_CVAL_EL2, 0 },
> +
> };
>
> static bool trap_dbgidr(struct kvm_vcpu *vcpu,
> diff --git a/arch/arm64/kvm/sys_regs.h b/arch/arm64/kvm/sys_regs.h
> index dbbb01c..181290f 100644
> --- a/arch/arm64/kvm/sys_regs.h
> +++ b/arch/arm64/kvm/sys_regs.h
> @@ -117,6 +117,13 @@ static inline void reset_val(struct kvm_vcpu *vcpu, const struct sys_reg_desc *r
> vcpu_sys_reg(vcpu, r->reg) = r->val;
> }
>
> +static inline void reset_el2_val(struct kvm_vcpu *vcpu,
> + const struct sys_reg_desc *r)
> +{
> + BUG_ON(r->reg >= NR_EL2_REGS);
> + vcpu_el2_reg(vcpu, r->reg) = r->val;
> +}
> +
> static inline int cmp_sys_reg(const struct sys_reg_desc *i1,
> const struct sys_reg_desc *i2)
> {
> --
> 1.9.1
>
>
next prev parent reply other threads:[~2017-02-22 11:30 UTC|newest]
Thread overview: 322+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-01-09 6:23 [RFC 00/55] Nested Virtualization on KVM/ARM Jintack Lim
2017-01-09 6:23 ` Jintack Lim
2017-01-09 6:23 ` Jintack Lim
2017-01-09 6:23 ` [RFC 01/55] arm64: Add missing TCR hw defines Jintack Lim
2017-01-09 6:23 ` Jintack Lim
2017-01-09 6:23 ` Jintack Lim
2017-01-09 6:23 ` [RFC 02/55] KVM: arm64: Add nesting config option Jintack Lim
2017-01-09 6:23 ` Jintack Lim
2017-01-09 6:23 ` Jintack Lim
2017-01-09 6:23 ` [RFC 03/55] KVM: arm64: Add KVM nesting feature Jintack Lim
2017-01-09 6:23 ` Jintack Lim
2017-01-09 6:23 ` Jintack Lim
2017-01-09 6:24 ` [RFC 04/55] KVM: arm64: Allow userspace to set PSR_MODE_EL2x Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` [RFC 05/55] KVM: arm64: Add vcpu_mode_el2 primitive to support nesting Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` [RFC 06/55] KVM: arm64: Add EL2 execution context for nesting Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-02-22 11:10 ` Christoffer Dall
2017-02-22 11:10 ` Christoffer Dall
2017-02-22 11:10 ` Christoffer Dall
2017-06-26 14:33 ` Jintack Lim
2017-06-26 14:33 ` Jintack Lim
2017-06-26 14:33 ` Jintack Lim
2017-07-03 9:03 ` Christoffer Dall
2017-07-03 9:03 ` Christoffer Dall
2017-07-03 9:03 ` Christoffer Dall
2017-07-03 9:32 ` Marc Zyngier
2017-07-03 9:32 ` Marc Zyngier
2017-07-03 9:32 ` Marc Zyngier
2017-07-03 9:54 ` Christoffer Dall
2017-07-03 9:54 ` Christoffer Dall
2017-07-03 9:54 ` Christoffer Dall
2017-07-03 14:44 ` Jintack Lim
2017-07-03 14:44 ` Jintack Lim
2017-07-03 14:44 ` Jintack Lim
2017-07-03 15:30 ` Christoffer Dall
2017-07-03 15:30 ` Christoffer Dall
2017-07-03 15:30 ` Christoffer Dall
2017-01-09 6:24 ` [RFC 07/55] KVM: arm/arm64: Add virtual EL2 state emulation framework Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-02-22 11:12 ` Christoffer Dall
2017-02-22 11:12 ` Christoffer Dall
2017-02-22 11:12 ` Christoffer Dall
2017-06-01 20:05 ` Bandan Das
2017-06-01 20:05 ` Bandan Das
2017-06-02 11:51 ` Christoffer Dall
2017-06-02 11:51 ` Christoffer Dall
2017-06-02 11:51 ` Christoffer Dall
2017-06-02 17:36 ` Bandan Das
2017-06-02 17:36 ` Bandan Das
2017-06-02 17:36 ` Bandan Das
2017-06-02 19:06 ` Christoffer Dall
2017-06-02 19:06 ` Christoffer Dall
2017-06-02 19:06 ` Christoffer Dall
2017-06-02 19:25 ` Bandan Das
2017-06-02 19:25 ` Bandan Das
2017-06-02 19:25 ` Bandan Das
[not found] ` <20170602194353.GG397@cbox>
2017-06-02 20:18 ` Bandan Das
2017-06-02 21:15 ` Christoffer Dall
2017-06-02 23:49 ` Bandan Das
2017-01-09 6:24 ` [RFC 08/55] KVM: arm64: Set virtual EL2 context depending on the guest exception level Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-02-22 11:14 ` Christoffer Dall
2017-02-22 11:14 ` Christoffer Dall
2017-02-22 11:14 ` Christoffer Dall
2017-06-01 20:22 ` Bandan Das
2017-06-01 20:22 ` Bandan Das
2017-06-02 8:48 ` Marc Zyngier
2017-06-02 8:48 ` Marc Zyngier
2017-06-02 8:48 ` Marc Zyngier
2017-01-09 6:24 ` [RFC 09/55] KVM: arm64: Set shadow EL1 registers for virtual EL2 execution Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-02-22 11:19 ` Christoffer Dall
2017-02-22 11:19 ` Christoffer Dall
2017-01-09 6:24 ` [RFC 10/55] KVM: arm64: Synchronize EL1 system registers on virtual EL2 entry and exit Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-06-06 20:16 ` Bandan Das
2017-06-06 20:16 ` Bandan Das
2017-06-06 20:16 ` Bandan Das
2017-06-07 4:26 ` Jintack Lim
2017-06-07 4:26 ` Jintack Lim
2017-01-09 6:24 ` [RFC 11/55] KVM: arm64: Emulate taking an exception to the guest hypervisor Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-02-22 11:28 ` Christoffer Dall
2017-02-22 11:28 ` Christoffer Dall
2017-02-22 11:28 ` Christoffer Dall
2017-06-06 20:21 ` Bandan Das
2017-06-06 20:21 ` Bandan Das
2017-06-06 20:21 ` Bandan Das
2017-06-06 20:38 ` Jintack Lim
2017-06-06 20:38 ` Jintack Lim
2017-06-06 22:07 ` Bandan Das
2017-06-06 22:07 ` Bandan Das
2017-06-06 23:16 ` Jintack Lim
2017-06-06 23:16 ` Jintack Lim
2017-06-06 23:16 ` Jintack Lim
2017-06-07 17:21 ` Bandan Das
2017-06-07 17:21 ` Bandan Das
2017-01-09 6:24 ` [RFC 12/55] KVM: arm64: Handle EL2 register access traps Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-02-22 11:30 ` Christoffer Dall [this message]
2017-02-22 11:30 ` Christoffer Dall
2017-02-22 11:31 ` Christoffer Dall
2017-02-22 11:31 ` Christoffer Dall
2017-02-22 11:31 ` Christoffer Dall
2017-01-09 6:24 ` [RFC 13/55] KVM: arm64: Handle eret instruction traps Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` [RFC 14/55] KVM: arm64: Take account of system " Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-02-22 11:34 ` Christoffer Dall
2017-02-22 11:34 ` Christoffer Dall
2017-01-09 6:24 ` [RFC 15/55] KVM: arm64: Trap EL1 VM register accesses in virtual EL2 Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` [RFC 16/55] KVM: arm64: Forward VM reg traps to the guest hypervisor Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-02-22 11:39 ` Christoffer Dall
2017-02-22 11:39 ` Christoffer Dall
2017-02-22 11:39 ` Christoffer Dall
2017-01-09 6:24 ` [RFC 17/55] KVM: arm64: Trap SPSR_EL1, ELR_EL1 and VBAR_EL1 in virtual EL2 Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-02-22 11:40 ` Christoffer Dall
2017-02-22 11:40 ` Christoffer Dall
2017-01-09 6:24 ` [RFC 18/55] KVM: arm64: Forward traps due to HCR_EL2.NV1 bit to the guest hypervisor Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-02-22 11:41 ` Christoffer Dall
2017-02-22 11:41 ` Christoffer Dall
2017-01-09 6:24 ` [RFC 19/55] KVM: arm64: Trap CPACR_EL1 access in virtual EL2 Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` [RFC 20/55] KVM: arm64: Forward CPACR_EL1 traps to the guest hypervisor Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` [RFC 21/55] KVM: arm64: Forward HVC instruction " Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-02-22 11:47 ` Christoffer Dall
2017-02-22 11:47 ` Christoffer Dall
2017-02-22 11:47 ` Christoffer Dall
2017-06-26 15:21 ` Jintack Lim
2017-06-26 15:21 ` Jintack Lim
2017-06-26 15:21 ` Jintack Lim
2017-07-03 9:08 ` Christoffer Dall
2017-07-03 9:08 ` Christoffer Dall
2017-07-03 9:08 ` Christoffer Dall
2017-07-03 9:31 ` Andrew Jones
2017-07-03 9:31 ` Andrew Jones
2017-07-03 9:31 ` Andrew Jones
2017-07-03 9:51 ` Christoffer Dall
2017-07-03 9:51 ` Christoffer Dall
2017-07-03 9:51 ` Christoffer Dall
2017-07-03 12:03 ` Will Deacon
2017-07-03 12:03 ` Will Deacon
2017-07-03 12:03 ` Will Deacon
2017-07-03 12:35 ` Marc Zyngier
2017-07-03 12:35 ` Marc Zyngier
2017-07-03 12:35 ` Marc Zyngier
2017-07-03 13:29 ` Jintack Lim
2017-07-03 13:29 ` Jintack Lim
2017-07-03 13:29 ` Jintack Lim
2017-01-09 6:24 ` [RFC 22/55] KVM: arm64: Handle PSCI call from the guest Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` [RFC 23/55] KVM: arm64: Forward WFX to the guest hypervisor Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` [RFC 24/55] KVM: arm64: Forward FP exceptions " Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` [RFC 25/55] KVM: arm/arm64: Let vcpu thread modify its own active state Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-02-22 12:27 ` Christoffer Dall
2017-02-22 12:27 ` Christoffer Dall
2017-01-09 6:24 ` [RFC 26/55] KVM: arm/arm64: Add VGIC data structures for the nesting Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` [RFC 27/55] KVM: arm/arm64: Emulate GICH interface on GICv2 Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-02-22 13:06 ` Christoffer Dall
2017-02-22 13:06 ` Christoffer Dall
2017-01-09 6:24 ` [RFC 28/55] KVM: arm/arm64: Prepare vgic state for the nested VM Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-02-22 13:12 ` Christoffer Dall
2017-02-22 13:12 ` Christoffer Dall
2017-02-22 13:12 ` Christoffer Dall
2017-01-09 6:24 ` [RFC 29/55] KVM: arm/arm64: Set up the prepared vgic state Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` [RFC 30/55] KVM: arm/arm64: Inject irqs to the guest hypervisor Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-02-22 13:16 ` Christoffer Dall
2017-02-22 13:16 ` Christoffer Dall
2017-01-09 6:24 ` [RFC 31/55] KVM: arm/arm64: Inject maintenance interrupts " Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-02-22 13:19 ` Christoffer Dall
2017-02-22 13:19 ` Christoffer Dall
2017-02-22 13:19 ` Christoffer Dall
2017-01-09 6:24 ` [RFC 32/55] KVM: arm/arm64: register GICH iodev for " Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-02-22 13:21 ` Christoffer Dall
2017-02-22 13:21 ` Christoffer Dall
2017-02-22 13:21 ` Christoffer Dall
2017-01-09 6:24 ` [RFC 33/55] KVM: arm/arm64: Remove unused params in mmu functions Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` [RFC 34/55] KVM: arm/arm64: Abstract stage-2 MMU state into a separate structure Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` [RFC 35/55] KVM: arm/arm64: Support mmu for the virtual EL2 execution Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-02-22 13:38 ` Christoffer Dall
2017-02-22 13:38 ` Christoffer Dall
2017-02-22 13:38 ` Christoffer Dall
2017-01-09 6:24 ` [RFC 36/55] KVM: arm64: Invalidate virtual EL2 TLB entries when needed Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` [RFC 37/55] KVM: arm64: Setup vttbr_el2 on each VM entry Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` [RFC 38/55] KVM: arm/arm64: Make mmu functions non-static Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` [RFC 39/55] KVM: arm/arm64: Add mmu context for the nesting Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-02-22 13:34 ` Christoffer Dall
2017-02-22 13:34 ` Christoffer Dall
2017-02-22 13:34 ` Christoffer Dall
2017-01-09 6:24 ` [RFC 40/55] KVM: arm/arm64: Handle vttbr_el2 write operation from the guest hypervisor Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-02-22 17:59 ` Christoffer Dall
2017-02-22 17:59 ` Christoffer Dall
2017-02-22 17:59 ` Christoffer Dall
2017-01-09 6:24 ` [RFC 41/55] KVM: arm/arm64: Unmap/flush shadow stage 2 page tables Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-02-22 18:09 ` Christoffer Dall
2017-02-22 18:09 ` Christoffer Dall
2017-02-22 18:09 ` Christoffer Dall
2017-01-09 6:24 ` [RFC 42/55] KVM: arm64: Implement nested Stage-2 page table walk logic Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` [RFC 43/55] KVM: arm/arm64: Handle shadow stage 2 page faults Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` [RFC 44/55] KVM: arm/arm64: Move kvm_is_write_fault to header file Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` [RFC 45/55] KVM: arm64: KVM: Inject stage-2 page faults Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` [RFC 46/55] KVM: arm64: Add more info to the S2 translation result Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` [RFC 47/55] KVM: arm/arm64: Forward the guest hypervisor's stage 2 permission faults Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-02-22 18:15 ` Christoffer Dall
2017-02-22 18:15 ` Christoffer Dall
2017-02-22 18:15 ` Christoffer Dall
2017-01-09 6:24 ` [RFC 48/55] KVM: arm64: Emulate TLBI instruction Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` [RFC 49/55] KVM: arm64: Fixes to toggle_cache for nesting Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` [RFC 50/55] KVM: arm/arm64: Abstract kvm_phys_addr_ioremap() function Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` [RFC 51/55] KVM: arm64: Expose physical address of vcpu interface Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` [RFC 52/55] KVM: arm/arm64: Create a vcpu mapping for the nested VM Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` [RFC 53/55] KVM: arm64: Reflect shadow VMPIDR_EL2 value to MPIDR_EL1 Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` [RFC 54/55] KVM: arm/arm64: Adjust virtual offset considering nesting Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-02-22 19:28 ` Christoffer Dall
2017-02-22 19:28 ` Christoffer Dall
2017-02-22 19:28 ` Christoffer Dall
2017-01-09 6:24 ` [RFC 55/55] KVM: arm64: Enable nested virtualization Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 6:24 ` Jintack Lim
2017-01-09 15:05 ` [RFC 00/55] Nested Virtualization on KVM/ARM David Hildenbrand
2017-01-09 15:05 ` David Hildenbrand
2017-01-10 16:18 ` Jintack Lim
2017-01-10 16:18 ` Jintack Lim
2017-01-10 16:18 ` Jintack Lim
2017-02-22 18:23 ` Christoffer Dall
2017-02-22 18:23 ` Christoffer Dall
2017-02-22 18:23 ` Christoffer Dall
2017-02-24 10:08 ` Jintack Lim
2017-02-24 10:28 ` Jintack Lim
2017-02-24 10:28 ` Jintack Lim
2017-02-24 10:28 ` Jintack Lim
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20170222113022.GG26976@cbox \
--to=cdall@linaro.org \
--cc=andre.przywara@arm.com \
--cc=anna-maria@linutronix.de \
--cc=catalin.marinas@arm.com \
--cc=christoffer.dall@linaro.org \
--cc=eric.auger@redhat.com \
--cc=geoff@infradead.org \
--cc=james.morse@arm.com \
--cc=jintack@cs.columbia.edu \
--cc=kevin.brodsky@arm.com \
--cc=kvm@vger.kernel.org \
--cc=kvmarm@lists.cs.columbia.edu \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux@armlinux.org.uk \
--cc=lorenzo.pieralisi@arm.com \
--cc=marc.zyngier@arm.com \
--cc=mark.rutland@arm.com \
--cc=pbonzini@redhat.com \
--cc=rkrcmar@redhat.com \
--cc=shankerd@codeaurora.org \
--cc=shihwei@cs.columbia.edu \
--cc=suzuki.poulose@arm.com \
--cc=vladimir.murzin@arm.com \
--cc=wcohen@redhat.com \
--cc=will.deacon@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.