From: Icenowy Zheng <icenowy@aosc.io>
To: Lee Jones <lee.jones@linaro.org>,
Rob Herring <robh+dt@kernel.org>, Chen-Yu Tsai <wens@csie.org>,
Maxime Ripard <maxime.ripard@free-electrons.com>,
Liam Girdwood <lgirdwood@gmail.com>
Cc: devicetree@vger.kernel.org, linux-sunxi@googlegroups.com,
linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
Icenowy Zheng <icenowy@aosc.io>
Subject: [PATCH 01/11] arm64: allwinner: a64: enable RSB on A64
Date: Wed, 5 Apr 2017 02:01:35 +0800 [thread overview]
Message-ID: <20170404180145.12897-2-icenowy@aosc.io> (raw)
In-Reply-To: <20170404180145.12897-1-icenowy@aosc.io>
Allwinner A64 have a RSB controller like the one on A23/A33 SoCs.
Add it and its pinmux.
Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
---
arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 21 +++++++++++++++++++++
1 file changed, 21 insertions(+)
diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
index 6bc606b4d74d..9a75b1c7c91a 100644
--- a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
+++ b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
@@ -420,6 +420,27 @@
#gpio-cells = <3>;
interrupt-controller;
#interrupt-cells = <3>;
+
+ r_rsb_pins: rsb@0 {
+ pins = "PL0", "PL1";
+ function = "s_rsb";
+ drive-strength = <20>;
+ bias-pull-up;
+ };
+ };
+
+ r_rsb: rsb@1f03400 {
+ compatible = "allwinner,sun8i-a23-rsb";
+ reg = <0x01f03400 0x400>;
+ interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&r_ccu 6>;
+ clock-frequency = <3000000>;
+ resets = <&r_ccu 2>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&r_rsb_pins>;
+ status = "disabled";
+ #address-cells = <1>;
+ #size-cells = <0>;
};
};
};
--
2.12.2
WARNING: multiple messages have this Message-ID (diff)
From: Icenowy Zheng <icenowy-h8G6r0blFSE@public.gmane.org>
To: Lee Jones <lee.jones-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>,
Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>,
Chen-Yu Tsai <wens-jdAy2FN1RRM@public.gmane.org>,
Maxime Ripard
<maxime.ripard-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>,
Liam Girdwood <lgirdwood-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
Cc: devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org,
linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org,
Icenowy Zheng <icenowy-h8G6r0blFSE@public.gmane.org>
Subject: [PATCH 01/11] arm64: allwinner: a64: enable RSB on A64
Date: Wed, 5 Apr 2017 02:01:35 +0800 [thread overview]
Message-ID: <20170404180145.12897-2-icenowy@aosc.io> (raw)
In-Reply-To: <20170404180145.12897-1-icenowy-h8G6r0blFSE@public.gmane.org>
Allwinner A64 have a RSB controller like the one on A23/A33 SoCs.
Add it and its pinmux.
Signed-off-by: Icenowy Zheng <icenowy-h8G6r0blFSE@public.gmane.org>
---
arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 21 +++++++++++++++++++++
1 file changed, 21 insertions(+)
diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
index 6bc606b4d74d..9a75b1c7c91a 100644
--- a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
+++ b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
@@ -420,6 +420,27 @@
#gpio-cells = <3>;
interrupt-controller;
#interrupt-cells = <3>;
+
+ r_rsb_pins: rsb@0 {
+ pins = "PL0", "PL1";
+ function = "s_rsb";
+ drive-strength = <20>;
+ bias-pull-up;
+ };
+ };
+
+ r_rsb: rsb@1f03400 {
+ compatible = "allwinner,sun8i-a23-rsb";
+ reg = <0x01f03400 0x400>;
+ interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&r_ccu 6>;
+ clock-frequency = <3000000>;
+ resets = <&r_ccu 2>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&r_rsb_pins>;
+ status = "disabled";
+ #address-cells = <1>;
+ #size-cells = <0>;
};
};
};
--
2.12.2
WARNING: multiple messages have this Message-ID (diff)
From: icenowy@aosc.io (Icenowy Zheng)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 01/11] arm64: allwinner: a64: enable RSB on A64
Date: Wed, 5 Apr 2017 02:01:35 +0800 [thread overview]
Message-ID: <20170404180145.12897-2-icenowy@aosc.io> (raw)
In-Reply-To: <20170404180145.12897-1-icenowy@aosc.io>
Allwinner A64 have a RSB controller like the one on A23/A33 SoCs.
Add it and its pinmux.
Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
---
arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 21 +++++++++++++++++++++
1 file changed, 21 insertions(+)
diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
index 6bc606b4d74d..9a75b1c7c91a 100644
--- a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
+++ b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
@@ -420,6 +420,27 @@
#gpio-cells = <3>;
interrupt-controller;
#interrupt-cells = <3>;
+
+ r_rsb_pins: rsb at 0 {
+ pins = "PL0", "PL1";
+ function = "s_rsb";
+ drive-strength = <20>;
+ bias-pull-up;
+ };
+ };
+
+ r_rsb: rsb at 1f03400 {
+ compatible = "allwinner,sun8i-a23-rsb";
+ reg = <0x01f03400 0x400>;
+ interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&r_ccu 6>;
+ clock-frequency = <3000000>;
+ resets = <&r_ccu 2>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&r_rsb_pins>;
+ status = "disabled";
+ #address-cells = <1>;
+ #size-cells = <0>;
};
};
};
--
2.12.2
next prev parent reply other threads:[~2017-04-04 18:03 UTC|newest]
Thread overview: 62+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-04-04 18:01 [PATCH 00/11] AXP803 PMIC support for Pine64 Icenowy Zheng
2017-04-04 18:01 ` Icenowy Zheng
2017-04-04 18:01 ` Icenowy Zheng
2017-04-04 18:01 ` Icenowy Zheng [this message]
2017-04-04 18:01 ` [PATCH 01/11] arm64: allwinner: a64: enable RSB on A64 Icenowy Zheng
2017-04-04 18:01 ` Icenowy Zheng
2017-04-05 3:48 ` [linux-sunxi] " Chen-Yu Tsai
2017-04-05 3:48 ` Chen-Yu Tsai
2017-04-05 3:48 ` Chen-Yu Tsai
2017-04-04 18:01 ` [PATCH 02/11] arm64: allwinner: a64: add NMI controller " Icenowy Zheng
2017-04-04 18:01 ` Icenowy Zheng
2017-04-05 3:51 ` [linux-sunxi] " Chen-Yu Tsai
2017-04-05 3:51 ` Chen-Yu Tsai
2017-04-05 3:51 ` Chen-Yu Tsai
2017-04-05 6:11 ` [linux-sunxi] " Maxime Ripard
2017-04-05 6:11 ` Maxime Ripard
2017-04-05 6:20 ` Chen-Yu Tsai
2017-04-05 6:20 ` Chen-Yu Tsai
2017-04-05 6:20 ` Chen-Yu Tsai
2017-04-05 7:28 ` [linux-sunxi] " Maxime Ripard
2017-04-05 7:28 ` Maxime Ripard
2017-04-05 7:28 ` Maxime Ripard
2017-04-05 11:59 ` [linux-sunxi] " Chen-Yu Tsai
2017-04-05 11:59 ` Chen-Yu Tsai
2017-04-05 11:59 ` Chen-Yu Tsai
2017-04-04 18:01 ` [PATCH 03/11] dt-bindings: add device tree binding for X-Powers AXP803 PMIC Icenowy Zheng
2017-04-04 18:01 ` Icenowy Zheng
2017-04-04 18:01 ` Icenowy Zheng
2017-04-05 3:52 ` [linux-sunxi] " Chen-Yu Tsai
2017-04-05 3:52 ` Chen-Yu Tsai
2017-04-05 3:52 ` Chen-Yu Tsai
2017-04-04 18:01 ` [PATCH 04/11] mfd: axp20x: support AXP803 variant Icenowy Zheng
2017-04-04 18:01 ` Icenowy Zheng
2017-04-05 14:58 ` [linux-sunxi] " Chen-Yu Tsai
2017-04-05 14:58 ` Chen-Yu Tsai
2017-04-05 14:58 ` Chen-Yu Tsai
2017-04-04 18:01 ` [PATCH 05/11] arm64: allwinner: a64: add AXP803 node to Pine64 device tree Icenowy Zheng
2017-04-04 18:01 ` Icenowy Zheng
2017-04-04 18:01 ` Icenowy Zheng
2017-04-04 18:01 ` [PATCH 06/11] dt-bindings: add AXP803's regulator info Icenowy Zheng
2017-04-04 18:01 ` Icenowy Zheng
2017-04-04 18:01 ` Icenowy Zheng
2017-04-04 18:01 ` [PATCH 07/11] regulator: axp20x-regulator: add support for AXP803 Icenowy Zheng
2017-04-04 18:01 ` Icenowy Zheng
2017-04-04 18:01 ` Icenowy Zheng
2017-04-05 16:01 ` [linux-sunxi] " Chen-Yu Tsai
2017-04-05 16:01 ` Chen-Yu Tsai
2017-04-05 16:01 ` Chen-Yu Tsai
2017-04-04 18:01 ` [PATCH 08/11] mfd: axp20x: add axp20x-regulator cell " Icenowy Zheng
2017-04-04 18:01 ` Icenowy Zheng
2017-04-04 18:01 ` Icenowy Zheng
2017-04-04 18:01 ` [PATCH 09/11] arm64: allwinner: a64: add DTSI file for AXP803 PMIC Icenowy Zheng
2017-04-04 18:01 ` Icenowy Zheng
2017-04-04 18:01 ` Icenowy Zheng
2017-04-04 18:01 ` [PATCH 10/11] arm64: allwinner: a64: enable AXP803 regulators for Pine64 Icenowy Zheng
2017-04-04 18:01 ` Icenowy Zheng
2017-04-05 6:13 ` Maxime Ripard
2017-04-05 6:13 ` Maxime Ripard
2017-04-05 6:13 ` Maxime Ripard
2017-04-04 18:01 ` [PATCH 11/11] arm64: allwinner: a64: enable Wi-Fi " Icenowy Zheng
2017-04-04 18:01 ` Icenowy Zheng
2017-04-04 18:01 ` Icenowy Zheng
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20170404180145.12897-2-icenowy@aosc.io \
--to=icenowy@aosc.io \
--cc=devicetree@vger.kernel.org \
--cc=lee.jones@linaro.org \
--cc=lgirdwood@gmail.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-sunxi@googlegroups.com \
--cc=maxime.ripard@free-electrons.com \
--cc=robh+dt@kernel.org \
--cc=wens@csie.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.